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Abstract
This thesis describes the design and construction of a 250 W, 35-60 Vin,
5 Vout dc-dc power converter with a switching frequency of 500 kHz. The
converter uses square wave switching and is composed of two power process-
ing stages in series. The first stage, a boost converter, regulates the output
voltage of the converter. The second stage, a push-pull converter operating
at 100% duty-cycle, provides isolation and steps the bus voltage created by
the first stage down to the load voltage.
The converter was fabricated using a copper thick film process with commer-
cially available surface mount components. This fabrication method mini-
mizes parasitic inductances and allows the designer to reduce the coupling
of the noise generated in the power section into the control section.
The converter had an efficiency of 82% at full power and achieved an un-
packaged power density of 80 Wfin3• During a 15 A transient in the output
current, the peak error in the output voltage was 3% and the output voltage
was within 1.5% of the regulated voltage after 10 j.Ls.
Thesis Supervisor: Professor Martin F. Schlecht
Title: Associate Professor of Electrical Engineering and Computer Science
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Chapter 1
Introduction
Distributing power in electrical equipment at a high voltage, and then step-
ping it down to the needed voltage at the load both, both reduces the size
of the distribution bus and permits local regulation. Modules which trans-
form and regulate from one dc bus to another are used in many different
applications in the telecommunications, aerospace, and military industries.
However, in most of today's computer systems, power is bussed directly at
the low load voltage (e.g. 5 V). Over the last several years the power elec-
tronics community has focussed its research on the distribution of power at
a high dc voltage (e.g. 40 V) which is then stepped down to the load volt-
age with a converter mounted on each circuit board. This method, ~alled
a distributed power supply system, will be needed even more as the logic
voltage drops from 5 V to 3.3 V since the requirements for regulation and
ripple become stricter.
This thesis, part of a larger program whose goal is to increase the power
8
pc board
VBe front end 30-40 Vde
converter
pc board
pc board
Figure 1.1: A point of load power system, [1], Fig. 1.4
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density, improve the performance, and increase the understanding of high
frequency switch-mode converters, describes the design and development of
a 250 W, high power density converter. This point of load (P.O.L.) converter
may be used in a distributed power system as shown in Fig. 1.1.
The converter is similar to the converter designed for the 10 MHz project
at MIT [1] [2]. However, the focus of the 10 MHz project included component
design (synchronous rectifier, integral turn-off MOSFE.~), a new topology,
copper thick film technology, novel optimized magnetic structures, and spe-
cial control and MOSFET driver IC's. The converter described in this thesis,
in comparison, uses commercially available parts, although it takes advantage
of some of the knowledge and developments learned in the other endeavor.
This converter incorporates technology that may not be commercially vi-
able today, both in cost and manufacturability, because it uses large (> l/LF)
ceramic capacitors, copper thick film technology, and unpackaged Schottky
rectifiers. Large ceramic capacitors are very expensive and have mostly been
used in converters for military applications. Copper thick film technology
is more difficult to work with than the established gold and silver technolo-
gies because copper oxidizes readily. Finally, the reliability of unpackaged
large area Schottky diodes is not known and requires further study. However,
the converter does show what is possible (in efficiency, power density, and
transient performance) given the components available today.
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It is not fully known what will be required of point-of-Ioad converters!.
Prototype converters, such as the one described in this thesis, help define
standards and allow a preview of what may be the future of power electronics.
The availability of these new converters will change the way system designers
incorporate power into their products. This change will come during and
after the power electronic designers show and perfect that which can be
accomplished using new technology and better designs.
1.1 High Density Power Supplies
The need is growing for denser, lighter, and more reliable power supplies.
Power supplies have not kept pace in the drive toward miniaturization of
electronic equipment. In the aerospace and automotive industry, where min-
imizing weight improves performance and lowers manufacturing and oper-
ating costs, lighter power supplies that perform as well or better than old
designs would have a considerable advantage in the market.
As converters become small enough to be considered components, it will
be easier to create standards that will help reduce the practice of designing
a converter for every new application. This.might also reduce the fragmen-
tation of the power electronics industry, where today many little companies
each have a small share of the market. With standard converters, the cus-
tomer will be able to incorporate power into his system with less problems.
1For example, does the converter need isolation or not?, how does being very close to
the load change the desired dynamic response?, etc.
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Second sourcing will enhance competition, resulting in lower prices and im-
proved products. Standardization of converters into components may also
lead to manufacturing breakthroughs. For instance, almost all of today's
power converters have some hand assembly which increases their manufac-
turing costs and can lead to reliability problems.
Standardization may take this form: front end converters designed with
power factor correction, safety isolation, and an ability to operate from ac
mains anywhere in the world create a mid-range voltage (e.g. 40 V) for a
distribution bus. Standard DC-DC modules with known efficiency, thermal
requirement, noise, and reliability would then be used as P.D.L. converters.
These P.G.L. modules would be available with single or multiple outputs
having voltages at +5 V, :l:15 V, and with power levels of 25 W, 50 W, 100
W, and larger.
1.2 Achieving Higher Power Density
Much of a converter's volume is comprised of energy storage elements. The
canonical switching cell [16], from which dc-dc converters are derived, trans-
fers energy in discrete intervals. Filter elements are used on the input and
output ports to smooth the power flow, i.e., take a dc current from the power
source and deliver a dc voltage to the load. Because a power converter is
ideally 100% efficient, these filters are composed of inductors and capacitors.
As the switching frequency of the converter is increased, smaller values of
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inductance and capacitance2 are needed for low-pass filtering, which saves
both money and volume. Therefore, the push toward high power density has
mostly been a push toward higher switching frequencies.
For example, the energy in an inductor is stored in fields confined in the
magnetic material and air gap. Because magnetic material saturates, both
the magnetic material and the air in the gap have a maximum magnetic
energy density3. Because more energy is stored in the air gap than in the
magnetic material, the inductor's maximum energy storage can be increased
by increasing only the size of the air gap. If the air gap is doubled, to first
order the value of inductance will decrease by two and twice the dc current
can flow before saturation of the magnetic material occurs, i.e., the energy
storage has increased by a factor of two. Because the maximum current has
increased by two, however, the ]2R loss has increased by four. Thus, for the
same size magnetic element, the magnetic energy storage can be increased
if an increase in power dissipation can be tolerated. Otherwise, a larger
magnetic element is needed4• A switching converter operating at a higher
frequency needs less magnetic energy storage, and therefore a smaller size
inductor.
The transformer in a converter can also be made smaller by increasing
2The capacitor's dc voltage and the inductor's dc current remain the same because the
power level has not changed.
3For a complete discussion on transformer and inductor design, see [12]. For a discussion
on optimizing a transformer's size, efficiency, and structure, see [7].
4An inductor's Q, wL/ R, has the physical dimensions of (length)2, i.e. a larger inductor
has a bigger Q.
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the switching frequency. The magnetic material of the transformer is limited
by saturation. The flux swing in a transformer is calculated from
fj.B = (V)(T)
AeN
where V is the applied voltage, Ae is the area through which the flux passes,
and N is the number of turns. Given a maximum ..6.B,in order to decrease
Ae, i.e., use a smaller transformer, either N must be increased or T must
be decreased. Because a core with a given Ae has a fixed winding area for
copper, doubling N (because Ae was halved) increases the resistance of the
winding by a factor of four which reduces the transformer's efficiency. By
decreasing T (increasing the switching frequency; in this case doubling the
frequency), a smaller core can be used with the same valu'e of ..6.B,N, and V.
1.3 High Frequency Converters
Most square-wave switching converters loose the energy stored in the par-
asitic inductances and capacitances during each switch transitions. Also,
because the switches are turned on with an inductive load, during commuta-
tion the switch carries current and supports voltage at the same time, causing
energy to be dissipated [1, p. 43]. Because switching losses are energy lost
per cycle, the power loss from switching losses increases linearly vvith fre-
quency. Therefore, the switching.frequency is limited by the desire to make
the converter efficient.
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In order to raise the switching frequency, designers have been using res-
onant and quasi-resonant topologies [9] [10] [11], which eliminate or reduce
the switching losses. Without switching losses, the switching frequency can
be increased until the resonant elements, which may be the parasitic induc-
tances and capacitances, cannot be made any smaller. However, resonant
converters have larger device stresses; peak voltages and rms currents; than
square wave converters. Thus, resonant converters have more conduction
losses than square wave ones for the same area FET or rectifier.
Very high (> 5 MHz) frequency operation has other limits. For example,
magnetic materials are more lossy at higher frequencies, especially at appre-
ciable flux densities. As seen in Fig. 1.2, losses increase faster than linearly
with frequency. This places an upper bound on the frequency at which mag-
netic material can efficiently transmit power or store energy. Because ferrite
is a very poor conductor of heat5, the core loss may have to be less than one
could tolerate for converter efficiency reasons alone. Consequently, raising
the switching frequency may not lead to smaller inductors and transformers
because the ac flux needs to be reduced. In fact, many of the new high fre-
quency designs only use 1/10 or less of the flux swing that core saturation
would allow [13] [15].
As the frequency increases, the skin effect limits the amount of copper
that carries the ac current. This may increase the power loss vvhich cannot
53.5-4.3 mW.cm-1.oC-1
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Figure 1.2: Core loss data for Ferroxcube 3F3 material.
be compensated for by making the copper thicker. In a magnetic element,
proximity effects may actually increase losses as the copper becomes thicker
[17]. If the copper is sufficiently thick (> skin depth) and is immersed in an
ac magnetic field, as illustrated in Fig. 1.3, both sides of the copper carry
the current that the jj field imposes on either side, with the sum of the
current on both sides being the current carried in the wire. Therefore, the
I2R losses exceeds that which would be calculated using the rms current
and dc resistance of the copper and become worse as the number of layers
increases. In fact, for a barrel wound transformer, where the ratio of the
jj field approaches 4:5, 5:6, or greater on either side of the copper foiL the
copper thickness must be less than one-third of a skin depth at the switching
frequency if the losses are to be reasonable [14].
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Figure 1.3: Proximity effect due to thick copper immersed in AC ii field
The manufacturing technology used to construct the converter influences
the magnitude of the parasitic energy storage elements. Resonant and quasi-
resonant converters constructed using pc board technology are often limited
to switching frequencies less than 2 MHz6. However, using hybrid (thick film)
construction, a resonant converter with a switching frequency of 22 MHz has
been fabricated [13]. The reduction of parasitic components that allows a
converter to operate at 22 MHz using hybrid technology also allows for effi-
cient square wave operation in the 111Hz range. Using hybrid construction,
the switching losses of square wave converters are reduced while the inher-
6For a comparison of the magnitude of the parasitic elements versus manufacturing
technology, see [2]
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ently lower device stresses and conduction losses are maintained [18].
New topologies have recently been discovered which combine square-wave
operation with lossless transitions [19]. Thus, the benefits of both approaches
are realized: low device stress and no (little) switching losses. The converter
described in this thesis combines a traditional square-wave boost converter,
one of these new topologies (a 100% duty-cycle push-pull converter), and
surface mount construction on a thick film substrate.
1.4 Thesis Description
This thesis covers the design and creation of a 250 W converter operating at
500 kHz using copper thick film technology and surface mount construction.
Chapter 2 describes the circuit topology, a two stage design, and compares
it to a similar single stage design operating at the same frequency and power
level.. Chapter 3 covers the details of the power train design. Chapter 4
describes the control circuit and its implementation. Chapter 5 discusses the
layout and fabrication of the converter'. Chapter 6 covers the experimental
results. Finally, Chapter 7 is a conclusion which summurizes the work.
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Chapter 2
Two Stage Converters
The converter described in this thesis is a two stage design, shown in Fig. 2.1.
A two stage converter has two converters in series; it requires more parts
and a more complicated control circuit than a single stage converter. The
second stage is transformer isolated, and and since its duty ratio is always
100ja non-regulated dc-dc transformer. It will be referred to as the isolation
stage. The first stage is non-isolated, can be any topology which can provide
the regulation for the overall converter, and will be referred to as the pre-
regulator.
There are several advantages to a two stage approach that will be dis-
cussed later. First, however, we must ask if a two stage converter can be
efficient enough to be practical? For instance, if a typical single stage con-
verter has an efficiency of 82%, then will two converters in series have an
efficiency of 82%x82% = 67% or will it be much better? To ans\\.er this
question, this section will compare the loss in a two stage converter design
19
dc input
voltage
non-isolated
pre-regulator
bus capacitor
voltage
stepdown and
isolation
output
voltage
Figure 2.1: A block diagram of a two stage converter
with that of a single stage design. Both converters will operate at the same
frequency and meet the same input / output voltage and power requirements.
This chapter will also examine some costs and benefits of using a two
stage converter.
2.1 Two Stage Converter Efficiency
In the isolation stage of a two stage converter, the voltage stress on all the
parts, which is a function of the output voltage and the intermediate bus
voltage, is predeterrrtined and constant over the power and input voltage
range. Because a switch has both conduction losses and switching loss, it
needs to be chosen so that the sum of these losses is minimized a.t the full
output power. For the isolation stage, this optimization is independent of
the converter's input voltage.
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In a single stage converter and in the pre-regulator, the switches must
handle the large input current when the input voltage is at its lowest and
support the highest input voltage. Typically, the switches are chosen to
minimized losses at some intermediate input voltage (the off-line converter
bus voltage), or, in some cases, the high input voltage.
For example, consider a 2S0 W converter, switching at SOOkHz, with an
input voltage range of 30-60 V arid an output voltage of S V. A. comparison
will be made between a two stage converter consisting of a boost converter
(pre-regulator) followed by an isolation stage operating at 100% duty-cycle
and a normal push-pull converter. The bus voltage of the two-stage converter
is 60 V. The isolation stage and the push-pull converter will require 200 V
MOSFETs. The pre-regulator will require a 100 V MOSFET and a 80 Vl
Schottkey rectifier, as shown in Fig. 2.2.
At high input voltage (Vin=60 V), the single stage push-pull converter will
be operating at SO% duty-cycle while the isolation stage remains operating.
at 100% duty-cycle. Since the current through the push-pull FETs must be
twice that of the isolation stage FETs for the same output power, the push-
pull converter has twice the cond~ction losses (0.Sx(2Io)2xR) as the isolation
stage. If a IR640 MOSFET is used, which has an on-state resistance of
200 mn and offers a good tradeoff between conduction and switching losses,
an additional 3.S W of power will be dissipated by the push-pull converter
IThe voltage ratings of these parts are based on what is available in the market, not
on what is needed to make the converter work.
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Figure 2.2: Two stage vs. single stage converter each operating at 500 kHz
due to conduction losses. Meanwhile, at high input voltage, the duty-cycle of
the pre-regulator will be very small (ideally zero)~ Therefore, its conduction
loss is approximately the average input current, 4.2 A, times the rectifier
drop, 0.6 V (100 V Schottky), or 2.5 W. Consequently, at high input voltage
and full power, the conduction losses on the primary side of the two stage
design are one watt less than that of the single stage converter.
At low input voltage, Vin=30 V, the primary side of the push-pull con-
verter (100% duty cycle at 8.3 A) dissipates 11.5 W more than the primary
side of the isolation stage. The preregulator dissipates 3 W2 in the rv108-
FET and 2.5 W in the rectifier. Therefore, two stage converter has 6 \V less
2assumes 50% duty cycle, 85 mO FET on-resistance, 8.3 A input current
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conduction losses than the push-pull converter at low input voltage, which
corresponds to about two percentage points in efficiency.
The transformer conduction losses were ignored in this analysis because,
for the design given, a transformer for the two stage converter was constructed3
having only 30 mn of primary side resistance. The push-pull converter will
have half as many turns in the primary as the two stage design, because
the volt-seconds are reduced by two (60 V at 50% duty-cycle versus 60 V at
100% duty-cycle). ITthe primary side of the push-pull converter has half the
resistance as that of the isolation stage, the losses in both primaries will be
the. same at high input voltage, and less in the isolation stage at low input
voltage. In the secondary side, at high input voltage, the current will be in
one secondary leg, then in both (during the MOSFETs off time), then in the
other secondary leg. Thus, a small amount of power will be save when the
current is flowing through both legs.
The output rectifiers contribute substantially to power loss. With a typ-
ical Schottky rectifier on-state voltage of 0.5 V and a 5 V output, the diodes
contribute a reduction in efficiency of at least nine percentage points. As
logic voltages drop from 5 V to lower values, the rectifier's forward voltage
drop will be even more detrimental. Some designers have suggested using
synchronous rectification to improve a converter's efficiency. Synchronous
rectifiers, which are controllable switches that have a lower on-state voltage
3Two 1408 pot cores in parallel with the winding areas of each completely filled
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than a diode, have been the subject of much research, but they are not yet
easily incorporated into high frequency converter designs. However, Schot-
tky diodes are available which have substantially lower forward voltage drops,
typically 0.4 V, and as low as 0.3 V at elevated temperatures [20]. These
diodes have relatively low breakdown voltages (e.g. 15 - 25 V).
In order to use these new diodes, the voltage stress imposed on them
by the converter must be minimized to avoid either breakdown or excessive
power loss due to reverse leakage current. In a typical single stage converter,
the output rectifiers must be sized for the maximum voltage stress at high
input voltage plus the voltage due to the energy stored in the parasitic in-
ductance which rings with the device capacitance when the diode is switched
off. If the rectifier avalanches during the ringing, more energy than is stored
in the stray inductance is dissipated because the current is delivered from
a source with a positive potential. Also, avalanching a Schottky may effect
its reliability and lead to second breakdown. In the isolation stage, which
delivers power 100% of the time, the voltage stress is fixed and minimized,
however. Therefore, these new diodes with a smaller forward voltage may be
used and the efficiency of the converter can be increased by several percentage
points.
For example, in the single stage converter described above, a 40 V output
rectifier would probably be needed4. The USD545 rectifier has fonvard volt-
4It should be noted that often 30, 35, and 40 V Schottky rectifiers are specified with the
same voltage-current diagram. The vendor may sort the parts based on their measured
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age drop of 0.55 V at 50 A and 125°0, giving 27.5 W of power dissipation.
The two stage converter could use the USD7520 rectifier, which has a for-
ward drop of 0.35 V at 50 A and 125°0, giving 17.5 W of power dissipation.
This difference represents about a three percentage point improvement in
efficiency.
In the pre-regulator, stray inductance, which causes switching losses, is
on the order of tens of nanoHenries or less and is composed of wire bond and
interconnection inductances. The isolation stage does not lose the energy
stored in the primary to secondary leakage inductance; it is recovered each
cycle. In an isolated single stage converter, it is difficult to reduce the leak-
age inductance in the transformer to below one hundred nanohenries unless
special transformer fabrication methods are used. However, smaller leakage
inductance comes at the expense of decreased isolation and increased capac-
itance. Thus, the two stage converter may ha~e less switching losses due to
inductive energy storage than a single stage converters.
For example, in the two stage converter, only the leakage energy in the
pre-regulator is lost. This leakage inductance is on the order of 20 nH or less
since surface mount assembly on a thick film substrate is used. Assuming
the input voltage is once again 60 V, and the input current is about 4.2 A,
20 nH of inductance would lead to 100 mW of dissipation at 500 kHz. For the
breakdown voltage, and not because they were designed for different voltages.
5Some isolated topologies do not loose leakage energy, such as the half bridge and full
bridge converter. Other topologies can use simple leakage energy recovery schemes which
minimizes this energy loss.
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single stage converter, the leakage inductance may be perhaps 150 nH6• With
the same power and input voltage, the energy lost would then be 5.3 W, or
about two percentage points more at full power.
Another source of energy loss is capacitative discharge during switch tran-
sitions. In the two stage converter it is possible to switch the primary side
capacitance of the isolation stage losslessly (the zero-voltage switching is
explained in Chapter 4). Therefore, only the pre-regulator has significant
switching losses; the output rectifiers contribute less than one-half watt of
capacitive switching loss. Also, the gate drive energy in the second stage is
reduced because the Miller energy (gate-drain capacitance) is not dissipated.
In the single stage converter, the capacitive energy stored at the drain node
of the FETs is lost each time a switch is turned on.
For example, the IR640 FET (and the IR540 used in the pre-regulator)
has an output capacitance of 320 pF at 60 V. When this is discharged
is lost, or 0.8 W if the transition occurs every IJLs 7. The boost converter
6The transformers constructed for the isolation stage had 450 nR of leakage inductance
each, or 225 nR primary to secondary leakage total. This transformer has a 12:1 rather
than a 6:1 turns ratio, however. If the two transformers are constructed similarly (for
instance, twelve primary turns and then one secondary turn, or six primary turns and then
one secondary turn) and they both fill the same core winding area, the 12:1 transformer
will have more leakage ind~ctance than the 6:1 transformer. Because the energy is stored
as the magnitude of the H field squared, the 12:1 transformer will have twice the peak
field, or roughly four times the enegy storage, which will correspond to four time the
leakage inductance. Also, for these low leakage transformers, the connection inductance
may be as large as the leakage inductance of the transformer
1For a derivation of the energy stored in a non-linear capacitor, and a description of
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dissipates energy from both the FET and rectifier once every 2p.S8. The
single stage converter also looses the capacitive energy stored in the output
rectifiers. Therefore, the capacitive switching loss for both converters is about
the same.
Finally, during switching transitions, both the pre-regulator and the sin-
gle stage converters loose conduction energy. During the turn-on transition,
the full current is carrier through the MOSFET's channel as the voltage
collapses. During turn-off, much of the current :Bows through the MOS-
FET's channel (some in the stray capacitance) as the voltage rises [1]. In
the pre-regulator, the current that must be switched is approximately 4.2 A
and the voltage is 60 V, the bus voltage. In the single stage converter, the
current is twice as large and the transitions happen twice as often. Thus,
in the two stage converter, 1.2 W will be lost if the transition takes 20 ns
(~60 V x 4.2 A x 20 ns x 500 kHz), compared to 5 W in the single stage
converter, a difference of almost two percentage points9•
In conclusion, the two stage converter is at least seven percentage points
more efficient than the push-pull converter at high input voltage, switching
at 500 kHz. The difference in the dissipated power in the output rectifiers,
the energy stored and lost during switching transitions, see [4J or [1J
8Specification sheets were never obtained. for the Schottky rectifier used in the boost
converter. The power loss due to the rectifier capacitance should be on the same order of
magnitude as the FET, however.
9Calculating the turn-off time is difficult because of common source inductance; com-
mon to both the drain-source current and the gate-source current; which slows down the
transitions. [22] covers the switching transient in detail. The value used above, 20 ns, is
based on experience using a DS0026 to drive the 640 MOSFET.
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and from conduction losses on the primary side of the transformers, is fixed.
However, the difference in the switching losses can be reduced by lowering
the switching frequency. But, even if the switching losses were significantly
reduced (by operating at 50 kHz, for instance), the two stage converter would
still be more efficient.
2.2 Advantages of Two Stage Converters
Two stage converters have additional benefits. First, if the second stage
can be made to have little load regulation, and little or no output filter
inductor is used, the bus capacitor which appears between the two stages
effectively appears in parallel with the output capacitor, as shown in Fig. 2.3.
This improves the converter's ability to handle transients because much more
energy is stored in this capacitor (by the turns ratio squared) because it is
at a higher voltage. The large energy storage at the output helps reduce
the converter's sensitivity to the load. The power supply user would have
to put a very big10 capacitor on the output in order to significantly change
the dynamic behavior of the converter. High frequency converters, which use
smaller output filter capacitors, can be sensitive to additional capacitance
added by the user, such as bypass capacitors in digital circuits, which can
change the loop gain enough to cause stability problems. Also, most ceramic
capacitors on the market today are rated at a minimum of 50 V. Using large
lOon the order of 1 mF, if the bus capacitor is 10 p.F at 60 V
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Figure 2.3: Schematic showing energy storage on transformer's primary side
value ceramics, which are expensive, to hold up only 5 V wastes the potential
capability of these devices.
If load regulation through the isolation stage is within a few percent,
feedback from the bus voltage can provide reasonable regulation without re-
quiring isolation. Thus, "fast" feedback can be accomplished quite easily.
DC regulation can be achieved with a "slow" isolated integrator on the out-
put. The effective bandwidth of the circuit can be on the order of one fifth
of the switching frequency while an inexpensive opto-isolator can be used for
DC regulation. This simplifies the control design because fast (> 100 kHz)
isolated feedback is expensive both in dollars and complexity. If a P.O.L. ap-
plication did not require isolation, however, the need for two feedback paths
would be eliminated.
Also, with good load regulation through the isolation stage, over-voltage
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protection can be accomplished by limiting the bus voltage. For example, if
the bus voltage becomes too large, the pre-regulator could be shut down (and
the isolation stage, too). This would allow almost instantaneous protection
without the need for a crowbar circuit.
Because both stages in a two stage converter are designed to minimize
their loss (i.e., lossless switching in second stage and only 100 mW of induc-
tive switching loss in pre-regulator) and both are optimized for their func-
tion, higher switching frequencies may be accomplished without sacrificing
efficiency. But, the frequency should only be large enough to optimize the use
of the energy storage elements without paying too large a price in switching
(boost converter) and proximity (transformer, inductor) losses. Also, other
constraints, such as the recovery time of the MOSFET body diode, limit the
maximum frequency. These constraints depend on the implementation of the
two stage design, however.
The goal of high power density is then easily accomplished, especially
considering that most converters are designed to act as voltage sources and
the output impedance of the two stage converter is significantly reduced due
to the energy storage at the high voltage bus capacitor. Instead of improving
the energy density of the capacitor by redesigning it, the circuit is designed to
take advantage of the energy storage capability. Consequently, the switching
frequency does not have to be drastically increased from what is common
today, perhaps 100 kHz, to achieve power densities in the region of 50 VV/in3.
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2.3 Disadvantages of Two Stage Converters
A two stage converter may require more switches, more energy storage com-
ponents, and more complicated control circuitry than a single stage converter.
Thus, a designer might only consider using a two stage design if the power
level is large (> 200 W). or transient performance is important. The power
level of a commercial converter corresponds roughly to the cost of a con-
verter, which is on the order of one dollar per watt. For example, a full
bridge converter, which has as many primary side switches (four) as the
working two stage converter, is normally used for power levels over 250 W.
The full bridge converter has two high side switches which make the control
design more complicated. However, a single ended forward converter, or a
flyback converter, has only one primary side switch, is easy to control, and,
owing partly to poor transformer utilization, is used for 150 W power levels
or less. These converters, if designed to do so, can be paralleled, and are
therefore not limited to only low power applications. If a control Ie was
designed for the two stage converter, however, the power level one would use
it at would be lower.
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Chapter 3
Power Stage Design
This chapter describes the design of the power stages of the two stage con-
verter. First, the design and operation of the isolation stage is covered in
detail, particularly how lossless switching is achieved. Next, the design of
the pre-regulator, a discontinuous mode boost converter, is described, par-
ticularly how the pre-regulator is designed to meet the specifications.
3.1 Specifications
The circuit has been designed to meet the following specifications:
Input Voltage
Output Voltage
Output Current
Output Ripple
Input Ripple
25% Load Change
35 - 60V
5V :f: 1%
50 A
50 mV p-p
<5mVp-p
< 4% droop
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Switching Frequency 500 kHz
Isolation
Soft-Start
Over- Current Protection
Over- Voltage Protection
It is designed for a telecommunication's application or a point-of-Ioad supply
in a distributed power system. The finished circuit measures 3.9" x 2.2" x
.35" unpackaged.
3.2 Isolation Stage (Push-Pull Converter)
3.2.1 Operation at 100% Duty-Cycle
The second stage of the converter, the isolation stage, is a push-pull con-
verter operating at 100% duty-cycle. The isolation stage acts to step down
the intermediate bus voltage to the load voltage, as shown in Fig. 3.1. No
regulation is performed. The push-pull circuit has either one or the other
switch conducting at all times.
There are a number of benefits to operating at 100% duty-cycle. First,
as mentioned earlier, the voltage stress on all the components is constant
over all operating conditions (input voltage and power level). Second, the
voltage stress on the switches and rectifiers is minimized for the required
output voltage. Third, the possibility' of benign transitions, which will be
discussed in this section, allows minimal switching losses. Fourth, the core
material of the transformer is better used because the push-pull topology is
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Vout
5V
duty-cycl e = 100%
Figure 3.1: The isolation stage, a push-pull converter
a double ended circuit.
3.2.2 Zero-Voltage Switching
The two switch transitions in the isolation stage can cause losses. First,
when a switch is turned off, the voltage rises at its drain node while some of
the current may still be flowing down the channel. Second, when a switch
is turned on, stray capacitance at the drain node is discharged through the
channel. Also, during turn-on, the current will begin to flow through the
channel before the drain-source voltage has collapsed to zero.
The first loss mechanism, turn-off, is alleviated because the substantial
capacitance at the drain node, both from the output capacitance of the MOS-
FET and the differential mode capacitance of the transformer, acts as a snub-
her; the current flows into the capacitance rather than down the channel.
This capacitance lowers the turn-off loss, but also can he a source of much
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Figure 3.2: Circuit diagram for transition analysis.
turn-on loss. This section describes how the switch is turned on losslessly be-
cause this capacitance is discharged, by actions inherent in the circuit, prior
to turn on.
For this analysis, assume Q1 of Fig 3.2 is conducting, the flux is bal-
anced, and the control circuit has set the output voltage to be 5 V. When Ql
is turned off, the current that was flowing through the channel of Q1 flows
instead into the junction capacitance, C1, and transformer capacitance, C2.
If the two primary winding are well coupled (Fig 3.3), the capacitance across
Q2, C3 and C4, will discharge and appear in parallel with C1 and C2. There-
fore, assuming the capacitors are linear, half of the current will be charging
C1 and 02 and half will be discharging C3 and C4.
Turning off Q1 has initiated the charging and discharging of the parasitic
capacitances. When the voltage across the transformer reaches zero, the
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"Model for leakage inductance
in push-pull transformer.
Figure 3.3: Model of isolation stage transformer
charging and discharging is continued by an LC ring, where L is the parallel
combination of the magnetizing inductance and the primary to secondary
leakage inductance, and C is the total capacitance, Ctotal=C1 +C2+C3+C4.
The energy stored in the primary to secondary leakage inductance and the
current in the magnetizing inductance drive the LC ring.
If, for example, the magnetizing current and leakage inductance were zero,
the voltage across the transformer would reach zero volts, with an RC time
constant, and stay there. When Q2 was turned on, the capacitive energy
storage, 1/2(01 + 02 + 03 + 04)V~", would be dissipated!.
If the magnetizing current were still.zero, but the leakage inductance was
not, the voltage would ring to a maximum value of Iload' / Lleakage/( Gtotal) V.
Thus, under full load, if the magnitude of the ring is larger than the bus
1For the converter designed, where the total capacitance is about 4 nF, V bus is 60 V
and the frequency is 500 kHz, the power lost would be 7.2 W.
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voltage, C3 + C4 would discharge until the body diode of Q2 clamped the
ring and Q2 could then be turned on losslessly. Also, because the drain-
gate capacitance of Q2, which is part of C4, is also discharged, the Miller
capacitance energy is saved, which lowers the gate drive losses. However,
because the magnitude of the ring depends on the load current, under light
enough load the ring will be sma1l2 and the resulting capacitive discharge
when Q2 is turned on will lower the circuit efficiency.
If the magnetizing current is not zero, it contributes to the initial current
stored in the leakage inductance. Therefore, the ring will attempt to reach a
va1ue of
l!,.ing = (hood + ImBgnetizing) ( Lmagnetizing IILleakage)
Gtotal
assuming that the output filter inductor is a current source. During the ring
the magnetizing current will be commutating to the secondary side. This
commutation may prevent the ring from continuing to the point when Q2
can be turned on losslessly, or, in other words, the value of V;ing may still be
less than Vbu6•
Choosing the proper value of magnetizing inductance can guarantee that
zero-voltage switching will take place over all value of load current. For
example, if the value of magnetizing current at the start of the LC nng
exceeds the load current, some of the magnetizing current must stay on the
AWith a leakage inductance of 400 nH and a stray capacitance of 4 nF, the impedance
of the LC circuit is 10 S1. Therefore, even under full load, 4.2 A, the ring would only reach
a peak of 42 V, still less than the 60 V bus.
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primary side (Imagnetizing - I'eakage) and this will drive the ring to the point
of clamping Q2. However, even if Q2 is turned on early, a large amount of
energy will be saved because capacitive energy is stored as V2• Thus, under
light load, most of the magnetizing current will stay on the primary side,
maintaining the lossless transitions.
Two observations: first, the circuit does not have true 100% duty cycle
because when the capacitances charge and discharge during transitions, volts-
seconds are lost3• Second, because the body-diode of the MOSFET is used as
a voltage clamp, this MOSFET should not be made to support voltage until
most of the reverse recovery charge has recombined. These two conditions
place a limit on the maximum switching frequency. Because the reverse
recovery time for the body-diode of the 200 V MOSFET used is about 500 ns
and the transitions take about 80 ns, the operating frequency was chosen to
be 500 kHz.
3.2.3 Load Regulation
The load regulation of the isolation stage depends on a number of fac-
tors. First, during each transition, volt-seconds are lost in energizing and
de-energizing the leakage inductance. Its contribution to load regulation is
(3.1 )
3during the charging and discharging of the stray capacitances, the voltage across the
transformer is less then Vbu, •
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Second, the resistance and diode drop also contribute to negative load regula-
tion. Finally, the volt-seconds lost during the transitions due to the charging
and discharging of parasitic capacitances contribute to load regulation: as
the load current increases, the transition time decreases, giving an increase in
volt-seconds and positive load regulation. Thus, the isolation stage load reg-
ulation can be improved by balancing the positive and negative contributions
over the range of output current levels.
For example, assume that during a transition the capacitor is charged by
a constant current source whose value is the magnetizing current plus the
load current .. The transition time would be
dt = C 120 V
I'oad + I magnetizing
and the volt seconds lost per transition would be
1
volt - seconds = -D.tx120 V .. 2
If the leakage inductance was 500 nH, then the volt-seconds lost per transition
would be
volt - seconds = 2x500 nHx1'oad.
If C is chosen such that the total volt-seconds lost were made to equal at
two values of 1,0M, in this case at 0 A and 4 A (the maximum load current
referenced to primary side), the maximum load regulation can be made very
small. In this example, Imagnetizing = 4 A. Solving,
1/2Cx120 V2/4 A= 1/2Cx120 V2/8 A + 4.0jLHxA
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yields 0 = 4.4 nF. The maximum deviation in volt-seconds, according to
this model, occurs at I'oad = 1.6 A. If the transitions occurred every IJ1.s,the
voltage change would be 0.7 V, or 1%1 This model does not account for the
diode drop and resistive losses, however, and is therefore overly optimistic.
If, instead of a constant current source, a more accurate model, including
the LO ring, is used, the calculation of the load regulation becomes more
complicated. A computer would then be used to solve the problem, whose
model would include the voltage drop across the diode and resistances to
obtain an accurate result.
3.2.4 Output Filter
If the duty-cycle were exactly 100%, and if there were no leakage inductance,
only a small, or even no, output capacitor would be needed, without any
filter inductor, to meet the output ripple specifications. However, during a
transition, ~he isolation stage passes through an instance when no energy
(load current) is being transmitted through the transformer. Without an
output inductor to sustain the load current during a transition, the load
current delivered through the transformer starts at zero amps after each
transition.
Without an output inductor, the shape of the current waveform through
the transformer depends on the ratio of the Lleakage/ Rpara:sitic time constant
to the period, T. If the L/R time constant is much larger than the period,
which is the case is this circuit, the output current would appear triangular
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Figure 3.4: Output current showning effect of L/R time constant
and the peak current would be twice the average. This is shown in Fig. 3.4.
On the other hand, if the L/R time constant is much smaller than a period,
the current through the transformer would be almost the same as if the
transformer had no leakage inductance. An accurate calculation of this effect
is given in [1].
At the full output current, 50 A, a 300J.LF capacitor would be needed
to provide 50 mV of voltage ripple at the output, given a 100 A peak-peak
sawtooth current waveform with a 1J.Ls period. This capacitor would cost
too much to be practical (over $300 for a ceramic capacitor at today' small
quantity pricesl). However, a small inductor, on the order of magnitude
of the leakage inductance, could aid in sustaining the load current through
each transition. The model used in determining the value of filtering induc-
tor needed is shown in Fig. 3.5. The volt seconds lost during a transition
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determines the current ripple:
~I = (volt - seconds/transition)/ Lfilter.
The volt-seconds lost per transition was given above as the sum due to the
capacitive charging time and leakage inductance energy transfer.
A number of factors determine the size of Lfilter. As Lfilter becomes
larger, the current ripple becomes less and a smaller output capacitor is
needed. But, as Lfilter becomes larger, the transient response is degraded
because the high voltage bus capacitor becomes further separated from the
output capacitor. Therefore, the values of Lfilter and Gout depend on cost and
performance. If Lfilter became large enough (150 nH or more), which would
greatly reduce the ripple current, tantalum capacitors could be substituted
for the ceramic capacitor used at the output now. The circuit now contains
a 30 nH filter inductor and a 25 f.LF ceramic output cap~citor.
Because the output filter may have a large Q, tantalum capacitors are
placed in parallel with the ceramic capacitor at the output and provide damp-
ing. The tantalum capacitor's impedance at the resonant frequency of the
output filter is resistive, about 100 mn per capacitor4, and four are used in
parallel. They also help the ceramic capacitors hold up the output voltage
and reduce the ripple voltage. The model for the output filter is shown in
Fig. 3.6.
447 p.F, lOV, Sprague surface mount tantalum capacitors
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Figure 3.5: Model used to determine value of output inductor
30nH
200 JlF
Figure 3.6: Model for the output filter
43
3.2.5 Circuit Diagram
The isolation stage (push-pull converter) is shown in Fig. 3.7. The two FETs,
Q3 and Q4, are rated for 200V and are the largest available in a TO-220 pack-
age. Two transformers are placed in parallel to reduce conduction losses,
decrease the leakage inductance, lower the temperature rise in the cores, and
lower the height of the converter (the transformers are the tallest object on
the substrate). The magnetizing inductance is chosen so that the peak to
peak magnetizing current is twice the maximum load current. This increases
conduction losses in the isolation stage's primary side by 33% at peak power
but helps to insure zero volt transitions. Ultra-low forward voltage Schot-
tky rectifiers from Unitrode, USD7520's, [23] are used on the secondary side.
These rectifiers can withstand 20V with minimal leakage (data sheet in Ap-
pendix). The drive and control circuit for the FETs is described in Chapter
4.
3.3 Pre-Regulator
The pre-regulator consists of two 250 kHz, 125 W discontinuous mode boost
converters in parallel and 1800 out of phase (ripple frequency at 500 kHz) that
feed into the common bus capacitor as, shown in Fig 3.8. The pre-regulator
is designed to operate with an input voltage range of 30-60 v.
The boost converter operates as follows. First, Q1 is turned on, energizing
L1. Then, Q1 is turned off, and the current in the inductor flows through the
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Figure 3.8: Boost converter
rectifier into the bus capacitor. In cyclic steady state, zero volt-seconds are
applied across the inductor during a period. If the current in the inductor
reaches zero amps, the circuit has three states: Ql on, Dl off; Ql off, Dl
onj and Ql off, Dl off. This condition is known as discontinuous conduction
mode (DCM). Otherwise, if the current in the inductor does not reach zero
amps, the converter is operating in the continuous conduction mode (CCM)
and the circuit will be in only the first two states.
The CCM boost converter's inductor has a dc current and an ac ripple.
The ripple is increased by making the inductance smaller. If the ac ripple is
twice the dc current, the current in the inductor would start at zero amps
and rise to twice the dc value. If the inductance was made any smaller, the
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converter would begin to enter the DCM. Thus, the difference between a
DCM boost converter and a CCM boost converter is the value of inductance,
L1, given both circuits operate at the same frequency and over the same
voltage and power range.
The CCM boost converter has a larger value of inductance than the DCM
converter. This allows the DCM boost converter to have faster dynamics than
the CCM boost converter. The DCM boost converter stores energy and then
delivers the energy to the bus capacitor each cycle, with zero joules of energy
storage in the inductor at the start of each cyele. This allows the DCM
boost converter to respond to a transient in output current or input voltage
in one period with an instant change in duty-cycle (with a small change in
output voltage) while the CCM vers.ion must accumulate volt-seconds on the
inductor over many cyeles5 to change its output current.
The CCM boost converter has a right-half plane zero which makes control-
ling it difficult. This is demonstrated, when, during a transient, an increase
in load current requires an increase in the DC current in the inductor. Q1
must remain on longer initially, to add net positive volt-seconds across L1.
The result, though, is a temporary decrease in the current delivered to the
load because the average time the rectifier conducts is decreased. The con-
trol, sensing a drop in the output voltage, must initially command the wrong
action (a further decrease in output voltage) in order to change the output
5A larger value of inductance requires more volt-seconds to change the value of its
current.
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current so that it will be able to supply it after the transient has died away6.
This RHP zero makes the boost converter more difficult to control. In order
to stabilize the system and achieve adequate closed loop response, both the
inductor current and the output voltage needs to be fed-back to the control
system. However, the DCM boost converter does not have a RHP zero and
is therefore easier to control.
A DCM boost converter is used for the pre-regulator because it has a
faster response, it is easier to control, and it requires less magnetic energy
storage. Also, the large current ripple provides a larger signal for imple-
menting current mode control [24]. Since the switch is turned on with zero
current in the inductor, the turn-on loss is reduced to only a capacitive en-
ergy discharge. Zero initial inductor current also allows turning on the switch
slowly. This makes using current mode control easier because a slow turn-
on reduces the current spike from the charging of the MOSFET gate which
might otherwise falsely trigger the current-mode control comparator.
The DCM boost converter has detriments: it requires more capacitance
for filtering (larger current ripple), it has higher conduction losses because
the rms current is larger, and it has larger turn off losses because the peak
current is larger; at least twice that of the CCM converter during turn-
off. Because the pre-regulator boost converter is not transformer isolated,
however, the inductive energy loss is very small and the penalty for having
6Note that the initial and final duty cycle, before and after the transient, are the same
because the input and output voltages have not changed.
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a larger current at turn-off (larger 1/2LP losses) does not affect the overall
converter efficiency. The I-V turn-off loss can be eliminated if the MOSFET
gate drive circuitry can turn the device off fast enough. This would force
the current to flow into the output capacitance of the MOSFET rather than
through its channel, and could be accomplished by using a MOSFET with
an integral turn-off driver [25] [26]. But, the gate drive drive circuit used in
this converter cannot accomplish this so the turn-off loss is increased.
3.3.1 Designing the Pre-Regulator
In order to design the converter, the behavior of the DOM boost converter
needs to be calculated. Because the control chip has a range of duty-cycle,
the output voltage (bus voltage) and inductor must be chosen so that the
converter can meet the power and voltage specifications. The equations for
determining the design are developed next.
In cyclic steady state, Ql is turned on for a time DT making the current
in L rise to
When Ql is turned off, the current flows through Dl for a time
VinxDT /(Vout - Vin). Thus, the average output current is
(
I L,peak ) Vin D
Iout,average = 2 (V - 1/ )
out In
(3.2)
(3.3)
and the power delivered, the average current multiplied by the output voltage,
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Figure 3.9:' Waveforms for understanding design equations
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Also, the percentage of time the inductor carries current is
which must be less than 100% for DeM.
(3.4)
(3.5)
Given these equations, three conditions determine Vout and L. At max-
imum power, maximum duty cycle and minimum input voltage, the same
value of Land T should allow maximum power at some other smaller duty
cycle when the input voltage is at its' maximum. Also, the total On-time
should never exceed one and this must be checked at the maximum inpu t
voltage. Finally, notice that the equation for power scales with Land T.
Therefore L can be chosen after v:,ut is determined. These conditions are
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represented as
V2 D2 ( ~ut ) V2 D2 ( Vout )in,min max TT _ 11: . = in,max TT _ TT.
v out tn,mtn V out v in,max
where Vin,min = 30 V, Dmax = 45%, and Vin,max = 60 V. Solving yields
D2 = (Vout - 60) (0.45) 2 •
Vout - 30 2
And, at Vin,max, the maximum On-time is made equal to 0.95.
Vout
0.95 = D V
out
_ 60
(3.6)
(3.7)
(3.8)
By eliminating D, ~ut equals 67 V. In the actual design, ~ut is made
slightly larger than this. The transformer has a 12:1 turns ratio, which, if
the lost volt-seconds.frequericy and diode drops are accounted for, requires
about 70 V on the bus to sustain a 5 V output.
The next step is calculating the value of L. Using Eq. 3.4, with T = 4ILs
and Power = 125 W, one finds that L = 5.3 ILH. However, a value of 6.4 ILH
was used in the fabricated circuit. Consequently, at the lower values Vin, the
circuit cannot deliver full power.
At the larger input voltages, the circuit, if called to deliver more than
the designed power, can enter the CC1\l of operation. This does not ca.use
any control problems, however, because the energy storage in the inductor,
compared to the energy storage in the bus capacitor, remains very small.
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Crossing the boundary from DCM to CCM does not suddenly cause the
control to become unstable.
3.3.2 Paralleling Converters
The converter designed for this thesis has for a pre-regulator two 125 W
boost stages in parallel, each operating at 250 kHz and 1800 out of phase.
The pre-regulator appears as one 500 kHz boost converter when calculating
. voltage ripple and switching losses.
By doubling the number of switches, the current flows through twice the
amount of silicon and copper. Increasing the silicon area in this manner can
be extended to three of more converters in parallel. ~f the converter has
excess conduction losses, and, perhaps, the largest MOSFET's are already
being used, this technique would solve the problem.
Paralleling has other benefits. Realizing that some of the switching losses
are comprised of energy that is stored in stray inductances and capacitances
and lost during each switch tran~ition, switching losses can be decreased by
using the parallel approach. For example, if two switches with resistance R
and are used in parallel and out of phase, they would have some switching
loss. If a switch with resistance R/2 were used instead, at the same effec-
tive switching frequency, the switching losses would be doubled because the
capacitance of this switch would be twice that of the switch with resistance
R.
For example, if instead of two boost converters operating In parallel,
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one converter operating at 500 kHz was used as the pre-regulator, in order
to have the same conduction loss the MOSFET would have to be changed
from two IRF240's7 to one IRF2508. This change would almost double the
capacitive switching losses. Also, the turn-off time may be increased because
more charge has to be removed from the gate. This would increase the I-V
turn-off loss.
3.4 Design Summary
The converter, a two stage design, consists of a pre-regulator and an isolation
stage which steps the bus voltage down to the load voltage. The pre-regulator
consists of two 125 W discontinuous mode boost converters operating in
parallel and 1800 out of phase. The isolation stage consists of a push-pull
circuit operating at maximum duty cycle.
The advantages of using the two non-isolated DCM boost-converters for
the pre-regulator are
• Twice the ripple frequency
• Half the conduction losses
• Easier control
• Faster dynamics
7180 mn, with Cout = 500 pF at V g$ = 0 V and V d$ = 25 V
885 mn, with Cout = 800 pF at Vg$ = 0 V and Vd$ = 25 V
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• Slow turn-on of switches without increased losses
• Smaller inductors
• Small switching losses from parasitic inductances.
The disadvantages are
• Larger filter capacitors
• Larger turn-off losses
• Larger Irm6•
The advantages of the 100% duty-cycle push-pull stage are
• Lossless transitions
• Minimum rectifier voltage stress
• Places HV capacitor in parallel with output
• Little load regulation
• Better use of transformer core material.
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Chapter 4
Design and Implementation of
Control Circuitry
The previous chapter discussed the design of the power train. This section
describes the control circuitry and derives the dynamic behavior of the con-
verter. The isolation stage requires special circuitry to balance the flux of
the transformer and drive the gates of the MOSFETs. Also, the converter
needs protection features, such as over-voltage protection on the output and
over current protection in the switches.
4.1 Control of the Boost Converter
This section derives the control behavior of the DOM boost converter. The
design of the control circuitry is then described.
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4.1.1 DCM Boost Converter Dynamics
The design equations developed in the previous chapter are used to derive
the incremental behavior of the boost converter. In order to find the loop
equations, which will determine the stability and dynamic response of the
power stage, a few assumption on the behavior of the circuit is needed.
Delays in the control circuitry, which have unity gain and linear phase
shift with frequency, are ignored because they do not introduce significant
phase shift at the maximum cross-over frequency.
In the DCM boost converter, when the current in the inductor goes to
zero amps, the inductor rings with the parasitic capacitances because the
voltage at the drain node of the MOSFET starts at Vbu" and wants to step
down to Vin. When the MOSFET is turned on again, the inductor may have
some energy stored. This energy is ignored, however, because it is not large
enough to effect the control behavior of the power train.
The power train is assumed to contain ideal inductors and capacitors.
Connection and device resistance is ignored because the time constants intro-
duced by resistive losses are insignificant compared to the switching period.
Current mode control is used for duty-cycle control. A MOSFET is turned
on until the current in the inductor reaches the command level and then the
MOSFET is turned off, as shown in Fig. 4.1. In the DCIvI boost converter,
where the inductor starts each cycle with no energy storage, the resulting
power train appears as a single pole system because the inductor is no longer
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off DT T time
Figure 4.1: Current mode control waveforms and behavior
a state variable1.
In a power circuit, the control commands are executed at discrete times,
i.e., there is only one switch transition per period. The linear model derived
ignores this and focusses on an averaged behavior. During every period,
energy is stored in the inductor and then dumped into the bus capacitor.
The dynamic model is derived by finding the response of the power circuit
to small perturbations in the duty-cycle, input voltage, or output capacitor
voltage.
If the current control is set at IcontroZ, the waveform shown in Fig. 4.2
results with
\!in
Icontrol = TDT. (4.1 )
1Behavior of the circuit is usually characterized at frequencies below the swi t.ching
frequency where the current in the inductor is not a function of the previous states of the
inductor.
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Figure 4.2: Circuit and waveforms showing behavior of boost converter using
current-mode control
As derived in Chapter 3, the average current delived to the load, shown
shaded, is
1 Vin
< lout >= -2Icontrol D v: _ ~ x2
out ~n
(4.2)
where the factor of two comes from having two converters in parallel. Solving
for the duty-cycle yields
D = IcontrolL
VinT
Therefore, the average output current is
(4.3)
(4.4)
In order to find the change in output current to a change in the current
command, the partial derivative is needed:
8Iout
8Icontrol
2IcontrolL
T( v:,ut - Vin)
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(4.5)
and substituting for lcontrol from Eq. 4.4 gives
[ ]
1/2
8lout = Llout x2
8lcontrol T(Vout - Vin)
(4.6)
The output current/voltage relationship is found by knowing the
impedance the converter drives. If it is assumed that the output consists
of the bus capacitor and a current source load, then
[ ]
1/28~ut Llout 2
8lcontrol = T(Vout - "in) as (4.7)
Since the energy stored in the bus capacitor is much larger than the energy
stored in the output capacitor, only its value is used in Eq. 4.7.
If the load is a resistor rather than a current source, the gain of Eq. 4.7
would start as a constant at dc, and then it would roll off at (RC)-1 rather
than behave as an integrator. The s~allest resistive impedance seen by the
bus capacitor would be 18 1"2 (70 V/4.0 A), which would place a pole at
800 Hz, much below the cross-over frequency. This pole could only act to
make the system more stable, however.
In order to :find the loop transmission, the relationship
8lcontrol
8Vout
=g (4.8)
is required (see Fig. 4.3). The gain, g, determines the load regulation and
stability and is composed of the op-amp gain and the conducta.nce of the
current sense resistor. Multiplying Eq. 4.7 and Eq. 4.8 gives the overall loop
transmission. Therefore, loop transmission equals
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Figure 4.3: The loop transimission
(4.9)
The maximum crossover frequency was chosen to be 100 kHz and this
occurs when lIin = 60V, lout = 4A, because, from Eq. 4.7, the power stage
gain is largest at high line and full output current. Substituting in the values,
_ (8p.F)(27r )(105) [ (4p.s )(10V) ] 1/2 _
9 - 2 (6.45p.H)( 4A) - 3.13 (4.10)
Since the value of the current sense resistor, which was chosen to give a
reasonable signal level, is 35m!1, the gain (attenuation) of the op-amp was
chosen to be 1/11. Notice that this is an attenuation rather than a gain so
the dynamics of the op-amp should not hinder the control loop. Because
there is a ripple voltage on Vbu~, 9 also contains a pole which is pla.ced a.t. the
100 kHz for a worst-case phase margin of 45°.
The bus capacitor voltage that is fed through the op-amp has a small
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A perturbation in Vbus (or Vin
because it changes the slope of
the rising inductor current)
does not cause the expected
change in the duty cycle because
the ripple effects the gain.
VIL bus
(attenuated)
D
Figure 4.4: Effect of ripple on the gain of system
ripple which is periodic and synchronized with the pre-regulator. This voltage
ripple does not modulate the duty-cycle, however, and create additional noise
on the output, because it is synchronized. However, the ripple does change
the gain of the system, as shown in Fig. 4.4. Thus reducing the ripple makes
the circuit behave more like the analysis predicts.
In order to achieve DC regulation, feedback from the secondary side is
summed with the feedback from the bus capacitor. The isolated secondary-
side feedback contains an integrator and the equation governing this gain
in the closed loop system is the same as Eq. 4.9 except that there is a 1/12
attenuation from the transformer. This gain is made to equal 9 at a frequency
low enough so that the phase margin is not degraded at low input volta.ge, lovv
power conditions where the power train gain has decreased. This is shown
in Fig. 4.5.
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Figure 4.5: Gain of power train and control circuit
4.1.2 Implementing the Control
This section briefly descibes some of the features of the control circuitry. It
is not meant to explain the functions of the circuit in detail, rather it serves
as a guide for someone trying to understand the control circuit.
The boost converter circuit diagram is shown in Fig. 3.7. Specifications
for the UIC3825 and UIC3901 are included in the Appendix. C26, the 100
kHz pole mentioned earlier, filters the ripple on the bus capacitor. C12 filters
the ripple from the AM signal coming through T3. R12 adjusts the DC level
on the output of the op-amp to be about 1.3 V when Vbu.s = 68 V and the
isolated feedback signal is at mid-leveL
The soft-start capacitor, C14, forces a gradual increase in duty cycle \vhen
the converter is first powered on. A provision was also made for a.llowing
current limiting by chosing R22 and R23 so that the steady-state voltage at
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the SS node would correspond to the maximum current level allowed by the
current mode control comparitor. This feature prevents the inductors from
saturating. Because of loose voltage tolerances at the SS node, R22 and R23
would have to be determined by experiment.
R18 slows the turn-on of the MOSFETs which reduces the current spike
during the charging of the MOSFET's gate. It also halves the power dissi-
pation in the UC3825 driver, lo~ering its temperature rise2•
The shut-down circuitry is enabled when the bus voltage rises above about
80 V. This protects the output voltage from rising too much about 5 V during
transients and start-up. Also, if for some reason the push-pull stage turned
off, the feedback from the secondary side would call for full duty-cycle (no
output voltage), but the bus capacitor would then only charge up to 80 V,
protecting the switches and capacitors from over-voltage. Because the shut-
down pin is specified to turn off the control any where from 1.1 .:.1.4 V, a
5.1 V, 2% zener diode reduces this variability from about 0.3/1.1 (27%) to
about 0.3/6 (5%), giving a tighter tolerance on the ~u" shutdown voltage.
4.2 Control of the Isolation Stage
The isolation stage contains a push-pull converter operating at 100% duty-
cycle. The push-pull stage is design so that one switch is on, then it is turned
off, and, after a dead-time, the other switch is turned on. The drive circuit
2The UC3825 is contained in a PLCC package which has a large thermal resistance
from the junction to the substrate surface.
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needs some control to guarantee that the flux in the core is balanced, i.e., the
magnetizing current does not have a dc component. This section describes
the control which accomplishes this.
4.2.1 Flux Balancing Dynamics
In order to prevent core saturation and to aid in zero-volt switching, the
magnetizing current cannot have a DC component. The push-pull stage
does not have any duty-cycle control, however. As mentioned previously,
either one switch is on, the other is on, or both are off for a fixed dead-time.
The natural mechanisms which help prevent core saturation, such as leak-
age inductance and resistance, cannot be relied on to balance the flux, even
assuming only a 50 ns mismatch in the switch on-times. For example, a 50 ns
mismatch places an average of 1.75 V across the magnetizing inductance3.
If the resistance of the MOSFET and transformer winding is 250 mn, a dc
magnetizing current of 7 A would be required for balancing, which is almost
as large as the ac magnetizing current ripple. Therefore, an active control
circuit was developed which senses the average current through each switch
and uses feedback to make them equal.
The dynamic response is derived as follows. From Fig. 4.6, consider boD,
a perturbation in the duty cycle away from the ideal value, which causes 61,
the difference in the current flowing through each leg. One component of
61 is due to the load current and one component is due to the magnetizing
3(50 ns)(70 V)(500 kHz)
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Figure 4.6: Model for determining flux balancing dynamic equations
current. The magnetizing current component is caused by a dc voltage across
the magnetizing inductor which is induced by the .6.D and this component
behaves as an integrator of the voltage. Therefore,
1(s) = 1
'oad
+ Vbu.!
D(s) sLmag
(4.11 )
This signal is measured with 35 mf2 current sense resistors and put
through a differential amplifier, as shown in Fig. 4.7. The output voltage
of the amplifier is then placed at one input to a comparitor. The other input
of the comparitor is tied to a sawtooth waveform which creates the duty-cycle
modulation. Notice that either one switch or the other is always on in this
diagram. The loop transmission for this circuit is
(4.12)
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where Z2/Z1 is (R2Cs + 1)
R1Cs
NV
2 V p-p
sawtooth
Figure 4.7: Push-pull feedback loop
The crossover frequency was designed to be 10 kHz, where the zero intro-
duced by I'oad can be ignored. Also, at 10kHz, the differential amplifier gain
is approximately R2/Rl and this ratio is found, by setting the loop gain =
1, to equal 2.54• In the circuit, R2 = 25 kn and Rl = 10kn.
The zero of the differential amplifier was chosen to be much below the
crossover frequency, at 770 Hz, so the control would appear as a single pole
system. The pole integrating effect of the differential amplifier forces the DC
magnitude of the magnetizing current to be zero, neglecting gain mismatches
and offsets. Additional poles were placed above 10 kHz to filter the ripple
voltage and prevent it from passing through the amplifier.
4Vbu8 = 70 V, Lma.g = 8 JLH, Rsense = 35 mn
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4.2.2 Implementing the Flux Balancing Circuit
This section presents a brief description of the :flux balancing circuit. It is
intended to clarify the circuit diagram shown in Fig. 3.7.
Additional control was required to allow soft-start, to prevent both
switches from being on at the same time, to allow a controllable amount
of dead-time, and to force shut-down if the load current becomes too large.
The soft-start signal starts at zero volts and rises to five volts. It controls
the amount of time both switches can be on per period. As the voltage rises,
it allows the combined duty-cycle of the two switches to approach 100%
conduction. Below 50% total duty-cycle, the core cannot saturate because a
body diode will clamp the magnetizing inductance and reset the core before
the next conduction cycle begins .. Therefore, soft-start allows the nodes in
the :flux balancing control circuitry to charge to their steady state values
after the power is turned on without worring about saturating the core and
destroying a switch. Also, if the current in either switch becomes too large,
the soft-start circuitry is re-activated by discharging 023. In the case of a
short circuit on the output, the circuit would enter a hiccup mode.
The logic circuitry prevents both FET from being on at the same time by
employing feedback to create a flip-flop circuit. 033 and 034 act to mak~ the
high transition appear to last longer, thereby creating a controlla.ble dead-
time.
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4.3 Powering the Control Circuitry
When power is applied to the input, a voltage regulator supplies the required
10 V needed to turn on the UC3825, shown in Fig. 3.7. After the circuit is
operating, a tap from the transformer then supplies the power. This saves
a considerable amount of power because the current for the control circuit
comes from 15V rather tha~.Vin. The voltage,regulator was used because it
has thermal protection. If the tap winding cannot supply power, for instance
the output is shorted, the pass transistor in the voltage regulator will not
fail because of excessive power consumption.
The CMOS circuitry (OR and inverter gates) is power from a spare op-
amp and is regulated using the reference voltage of the UC3825. CMOS was
chosen over TTL because it had less restriction on its operating voltage and
the propagation delays were small enough for adequete circuit behavior.
68
Chapter 5
Fabrication of the Power
Circuit
The layout and fabrication of a high density power converter requires special
design rules which attempt to minimize or control electro-magnetic coupling
and radiation, minimize resistive losses, and meet thermal requirements. Lay-
out is perhaps the most critical step in the design process. A converter with
a poor layout will probably not meet the circuit specifications, at least the
conducted and radiated noise s.pecifications, and may not work, even though
the circuit has been properly designed. An understanding of the causes and
solutions to layout problems may help the designer be successful on the first
iteration of the layout. This chapter discusses the layout issues that pertain
to designing high frequency, high powe~ density power converters using thick
film technology.
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5.1 Copper Thick Film
Copper thick film! has good conductivity, excellent solderability, and can
be wire bonded. All of the components in the two stage converter were
solder mounted, i.e., no wire bonds nor conductive epoxy was used. The
improved solderability of copper over gold and silver based systems increases
the ability to rework the circuit. Since copp"eroxidizes readily, it must be fired
in a nitrogen environment, unlike the others which are fired in air. Firing in
nitrogen makes processing more costly and complicated. However, because
copper thick film costs less per square inch than the other materials, and
because the benefits of using copper outweigh its detriments, it was chosen
for this project.
The power circuit described in this thesis was constructed using multilayer
copper thick film technology. Copper has high conductivity, < 2 mfl per
square at room temperatu~e, which allows it to be used in high current
applications. Multilayer fabrication allows for making denser circuitry, lower
resistance paths (making thicker paths, i.e., < 1 mfl per square), and copper
shields for controlling :flux linkages and capacitive couplings.
Thick film technology facilitates thermal management because the sub-
strate, Al203, is used both as a mechanical structure and as a low thermal
impedance connection to the heatsink. Because parts are attached to the
1[2], [3] give a complete description of the hybrid fabrication process, the tradeoffs of
different technologies, and the mechanical and electrical properties of hybrid construction.
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substrate, most of the heat is removed from one surface. Special heatsink
connections2, which might have been needed had PCB fabrication been used,
is not needed with hybrid fabrication, making manufacturing and designing
the assembly easier.
5.2 Layout. Issues
The four sections of the converter; the primary side control, the primary
side power stage (pre-regulator and push-pull MOSFETs), the secondary
side power stage, and the secondary side isolated feedback circuitry; need to
interact with each other in a controlled manner. The primary side control
needs to sense small signals, drive the MOSFET's gates, and derive power for
its operation from the primary side power stage. The secondary side needs
to maintain isolation from the primary side but must be able to transmit a
signal controlling the DC regulation of the converter. The input and output
capacitors must be able to maintain their voltage ripple within specifications.
Stray currents due to unwanted capacitive coupling must be minimized and
controlled. And, finally, unwanted magnetic coupling must be minimized.
5.2.1 MagneticCoupling
As shown in Fig. 5.1, many places in a power circuit generate magnetic
flux which could couple into the control circuitry. How can the converter
2Such as attaching a heatsink to the TO-220 metal tab, which is also the drain (collec-
tor) of the MOSFET (bipolar transistor.
71
wire bonds
ground loops
~
B(t)
B(t)
Figure 5.1: Different situations leading to unwanted magnetic coupling
be built to minimize this effect? Traditional rules of thumb, such as using
only a single common ground point, may be a hindrance when laying out
the circuit and can be violated if the designer can control flux linkages. For
example, the power circuit is usually not sensitive to millivolt drops along
ground paths, which may may be a concern in a precision analog circuit, but
rather, a power circuit may be sensitive to voltage spikes appearing across
high impedance connections resulting from large dB/dt's which occur during
switch transitions.
In the two stage converter, the four MOSFETs in the primary side po\\'er
stage need to be driven with large pulses of current3. Also, three current
3Roughly 1 A for 30 ns
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sense signals need to be brought back to the control from the primary power
stage. Finally, power for the control circuit comes from the power stage, first
from the input voltage during start-up, and then from a few turns of wire
added to the isolation stage transformer. Therefore, at least nine connections
are needed from the control to the primary sidepower stage, and all these
connections share a common ground. The gate drive current paths require
very small stray inductances to enable a fast turn-on and turn-off of the
MOSFETs, and to minimize the ringing of the stray inductance with the
gate capacitance. The current sense resistors need to be able to noiselessly
transmit their millivolt signals. If a single point ground were used in the
layout, as shown in Fig. 5.2, all of the current transmitted from the control to
the power sections (and back) would have to travel through this one location.
This complicates the above mentioned goals because all of the gate drive and
current sense loops have more magnetic coupling than is necessary and the
current paths are longer.
If, instead of a single point ground, multiple ground connection were used
to reduce the inductance and coupling of the loops, any flux which penetrated
the ground loop would cause voltage drops along a supposedly equipotential
surface. This is demonstrated in Fig. 5.3 and can be modeled as a simple
transformer, as in Fig. 5.4. The values of magnetizing inductance, leakage
inductance, and resistance for the circuit model are not kno\vn nor ea.sily
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Figure 5.2: A single point ground connection
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Figure 5.3: A multiple point ground connection
calculated4• However, the effect of layout and orientation on the values are
know qualitatively.
There are two cutoff points in this circuit: one at low frequency due to the
magnetizing inductance and the resistance of the ground loop, and the other
at a high frequency caused by the poor coupling represented by Lleakage, and
the resistance of the loop. Since the high frequency noise presented across
the secondary side resistance should be kept to a minimum, Lleakage should
be made as large as possible. Also, in order to decrease the tra.nsmitted
bandwidth, the designer may also try to make Lmag as small as possible. If
4Experiments could be used to quantify the effects. Also, the values may be found
using numerical simulation.
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noise voltage
and current
Figure 5.4: Simple transformer model for flux linkage
Lmag is decreased by reducing the source inductance5, this also will reduce
the radiated fields.
In order to increase Llea1cage, the loops should be oriented to minimize the
magnetic coupling, as shown in Fig. 5.5. This would be done during layout
for any potential coupled loop by having components placed as shown in
Fig. 5.6. The end termination of a surface mount capacitor or resistor, when
mounted as shown, also acts as a metal wall, protecting components on the
other side of them from the magnetic fields generated in the power stages. In
a high resistance loop, such as a wire bond connecting high impedance nodes,
the high frequency cutoff point is even larger than in the ground loop case
and therefore the only way to avoid magnetic pickup is to eliminate coupling
and/or reduce the magnetizing inductance of the transformer model.
Another way to minimize the coupled magentic fields is to deflect the
magnetic field away from the other loops with shields made of thick film
Scross sectional area/length of magnetic path
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Figure 5.5: Effect of orientation on magnetic coupling
wire bonds
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Figure 5.6: Laying out circuit to minimize magnetic coupling
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copper, as demonstrated in Fig. 5.7. The purpose of the shield is to deflect
the magnetic field upwards. This ability of the wall to block the field depends
on the resistance of the copper and dimensions of the system. A model
for deflecting the magnetic field would be similar to a transformer with a
shorted secondary. In this case, however, only one time constant is required
to characterize the effectiveness of the shield, Lmag fR. The high frequency
cuttoff point is not important because, if the voltage appears across either
the resistance or the leakage, the magentic field is not penetrating the wall
and coupling into other areas of the circuit. The effectiveness of the shield is
increased by making the resistance of the shield small. Because the thickness
of the wall, t, is much larger than a skin depth at the 500 kHz switching
frequency of the two stage converter, the wall can be modeled as a perfect
conductor, and, in fact, the field is bent upwards. Not only does "wall
building" help reduce noise problems, it also enables the designer to control
the location of the AC flux. Notice in the illustration of the current sense
resistor, Fig. 5.8, fabricated using a strips of copper thick-film material, the
importance of using the copper walls to reduce magnetic coupling.
The output and input voltage ripple may be increased if AC magnetic
fields couple into the the loops which define the input and output ports of
the converter. This problem may not be solved by using a larger value filter
capacitor. Instead, the circuit must be laid out correctly with special ca.re
used in the placement and orientation of the filter capacitors. In addition to
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Figure 5.8: Construction of current sense resistor using copper thick-film
material
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the capacitor leads, the input and output pins, which also form loops, must
be located where little or no flux may couple and create noise. This can be
accomplished easily if the largest sources of magnetic fields, the inductors
and capacitors, are designed to radiate very little, i.e., only the center post is
gapped and the windings are almost fully enclosed in magnetic material6• If
the noise problem persists, however, copper or ferrite shields can be used as
barriers to the radiated magnetic fields. A ferrite bead can be used to reduce
coupling into the input and output leads as well as act as a common-mode
choke.
If two-leaded ceramic capacitors are used without any filter inductance
(for example in a flyback converter), a rapid dv/dt will appear on the out-
put because the lead inductance appears in series with the capacitance. The
push-pull stage of the power converter had only 30 nH of filter inductance.
Any dv/ dt would appear on the output as a result of the inductor divider
ratio, and a very small lead inductance, less than 0.3 °nH, would be required
to meet the output ripple specification. Interdigitated ceramic capacitors,
shown in Fig. 5.9, can eliminate this problem if they are used as a feed
through capacitor. Magnetic flux may still be coupled into the output, how-
ever, so the precautions mentioned above remain still valid.
6Such as in a pot core with a gapped center post.
80
-connection
+connection
-connection
+connection
-connection
+connection
)
load current goes through capacitor
Figure 5.9: Interdigitated capacitors used to reduce lead inductance prob-
lems.
5.2.2 Capacitive Coupling
The output of a converter ideally should be a voltage source. Because of the
nature of switching converters, however, currents, other than those resulting
from the input power or output power, result from the combination of un-
wanted but often necessary capacitive coupling and AC voltages. The user
sees this as unwanted noise which must be controlled to within the specifi-
cations. Filters can sometimes reduce the noise currents, but it is perhaps
easier and cheaper to accomplish noise reduction with proper layout and
circuit design. For example, multilayer thick film technology provides the
ability to create Faraday shields, ground planes, and extremely low induc-
tance connections which can alleviate capacitive noise problems.
In a power circuit whose primary and secondary are isolated or are COll-
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nected by a high AC impedance, common-mode currents that travel in the
ground path create common-mode voltages which may disrupt operation of
the control circuit, the external systems, or both.
The common-mode current, caused by capacitive coupling in the
transformer7, can be calculated from the geometry of the windings in the
transformer, the voltage across the windings, and the frequency of opera-
tion.
For example, in Fig. 5.10, when one primary is at 10 V and the other
IS at 5 V, the secondary will be at 7.5 V. The capacitance of this system
(approximately a parallel plate capacitor) represents what is known as the
difference mode capacitance. If the secondary is grounded, negative charge
will be induced on it and the energy storage of the system will increase.
The difference in energy storage between the floating secondary system and
shorted secondary system represents the energy stored in the common-mode
capacitance; Le., current flowed from the primary to the secondary and it
was supplied by the voltage source on the primary side. If the voltages on
the primary windings were to change polarity, the secondary (still grounded)
would become positively charged, and the current that flowed to realize this
is called the common-mode current8. However, if the secondary remained
open circuited, it would be at -7.5 V, and the common-mode voltage swing
7Barrel winding transformers used in high frequency circuits, for reducing the leakage
inductance and decreasing the ac losses, provide an easy geometry for calculating leakage
inductance and common mode capacitance. See [2].
8It is really charge that is transferred as impulses which appears as an ac current.
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Figure 5.10: Common-mode noise generated in a transformer.
would be 15 V.
The charge transferred can be reduced by either decreasing the capac-
itance (thicker insulation) or decreasing the size of the voltage driving the
capacitance, as illustrated in Fig. 5.11.
The common-mode current is reduced in the two stage converter described .
here by placing the two secondaries in a point of zero AC voltage swing
(method (b) in Fig.5.ll) This method works for the push-pull transformer
because of the symmetry of the winding. Because the secondary cannot be
placed perfectly in a point of zero AC voltage swing, some small commOll-
mode capacitance remains.
The common-mode noise problem can be reduced if the current is kept
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(b)
primary
increase
spacing
primary
floating
secondary
increase
spacing
floating
secondary
primary
primary
primary swings from +10 V
to -10 V as other primary
swings from -10 V to +10 V
so secondary sees zero ac
voltage swing.
primary
(c)
S
H
I
E
L
o
floating
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primary
grounded shield
surrounds secondary.
Figure 5.11: Methods of reducing common-mode capacitance: (a.) thicker
insulation, (b) reducing voltage, (c) shielding
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within the power circuit by providing a path for it to flow with a capacitor
connecting the primary and secondary grounds. The capacitor must be able
to withstand the isolation voltage and must be large enough to keep the
common-mode voltage ripple to within specification. The capacitor must
also be able to handle rapid common-mode voltage swings if the external
system demands it. A large common-mode capacitor would require much
current to charge and discharge it during these swings and losses in the
capacitor may cause it to overheat. A large capacitor may also slow the
slewing of the secondary-side to primary side common-mode voltage. ITthe
specifications do not require isolation, connecting the grounds of the primary
and secondary together can eliminate the common-mode noise problem.
A metal heatsink is attached to the backside of the power circuit. Large
areas of copper which do not have large voltage swings should be placed on
the bottom layer to reduce possible charge transfer from the power circuit to
the heatsink, which may be grounded. This reduces the AC current flowing
outside the power circuit which a user would see as noise.
In the control circuitry, capacitive coupling into high impedance nodes
may affect operation of the circuitry. This problem is reduced by placing all
sensitive nodes away from nodes with large AC voltages on them. Placing a
ground plane under the control circuitry also reduces the unwanted coupling.
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5.3 Magnetics Design
This section briefly describes the construction and design of the magnetic
elements. The magnetic elements pose special design problems because they
are difficult to characterize at high frequencies. Also, the transformers and
inductors constructed for the two stage converter were wound and assem-
bled by hand, which probably makes them the most expensive item in the
converter in terms of reliability, yield, and manufacturing costs.
Transformers often have special insulation requirements9 which increase
the leakage inductance. A larger leakage inductance can decrease the effi-
ciency of some converter topologies, especially at high switching frequencies.
The transformer and inductor described here result from the work of [7] and
[2]. These references should be consulted for a more detailed description of
the fabrication, characterization, and optimization of barrel wound magnetic
elements. For a more detailed analysis of the losses and leakage calculations
refer to [2], [7], and [14].
5.3.1 Transformer Design
The transformer was constructed using a copper-kapton10-copper laminate
(FLEX). The transformer has a 12:1 turns ratio, with two primary windings
and two secondary windings. The winding were oriented in a barrel winding
91nsulation requirements normally depend on the system voltages. DC busses below
40 V have no special requirements, but 60 V does.
10A brand name for a polyimide film.
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Figure 5.12: Side view of barrel wound transformer, from [2].
configuration, as shown in Fig. 5.12. The barrel winding was placed in a
Ferroxcube 1408 potcore which was composed of 3F3 material. The primary
was composed of 1 oz. copper, 1mil kapton, and 1 oz. copper. The secondary
was composed of 3 oz. copper and 1 mil kapton.
In order to make the barrel winding, the copper laminate was etched into
the shapes shown in Fig. 5.13, and then wound onto a mandrel. A 1.3 mil
layer of mylar was wound between the layers to keep the copper surfaces
from touching each other. One end of the winding was covered in 5 minute
epoxy so that, when it was removed from the mandrel, the leads maintained
their orientation. Then the winding was glued into one half of the potcore
using electrically insulating thermally conductive epoxy \~;hichdecreased the
thermal impedance of the copper winding to the substrate.
Two transformers were placed in parallel to reduce copper loss and lower
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fcale- about 13" long, .2" wide ~
two primaries, using double sided copper-kapton-copper£ scale-.about 2.. 2" long, ~C .2" wide n----:::J
two secondaries, using single sided copper-kapton-copper
Figure 5.13: Masks used for constructing transformer windings
the primary to secondary leakage inductance. The resistance of each primary
winding was 50 mn at room temperature. The primary to secondary leakage
inductance was about 500 nH, referenced to the primary side. Because the
thickness of copper in the primary was less than 1/3 of a skin depth, the
losses were almost equal to what would be calculated using the rms current
and dc resistance.
Because the cores were ungapped, a gap, which was split between the
center post and the outside of the core, was introduced to set the magnetizing
inductance. The fringing fields at the air gaps could result in additional power
dissipation of the the proximity of copper windings to these fields. Therefore,
the windings had a slit placed in them to remove the copper from the vicinit~.
of the fringing fields as shown in Fig. 5.14.
The transformer design was too aggressive. The winding just fit into
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. Slit to remove copper from fringing fields near
the gap in the transformer and inductor.
Figure 5.14: The slit cut in the copper help reduce copper lossed due to
fringing fields
the core with only 15 to 20 mils of clearance. The space in the core for
the leads to come out was too narrow so that often the copper touched the
core material, which increased the losses substantially. Also, the primary
and secondary were difficult to wind around the mandrel, especially since an
additional piece of insulation (the mylar strip) was needed to keep the faces
of the copper from shorting. If an additional layer of insulator (perhaps
kapton) was bonded onto one face of the transformer winding, and etched
to allow connections at the end tabs, the fabrication would have been much
easIer.
5.3.2 Inductor Design
The inductors were constructed using 1408 Ferroxcube potcores composed
of 3F3 ferrite material. The inductors were made of etched copper-kapton
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laminate formed using a mandrel into a barrel winding configuration, with
twelve turns, using 2 oz. copper on 1 mil kapton. Slits were also used to
reduce the loss from the fringing fields near the gaps. The resistance of the
each inductor was 35 mn at room temperature. Since each boost converter
operates at 250 kHz, the copper in the inductor was, once again, less than
1/3 of a skin depth at the fundamental frequency.
5.4 Output Rectifiers
A large percentage of the total loss in a converter is due to the forward voltage
drop in the output rectifiers. Unitrode manufactures a Schottky rectifier,
the USD7520, which has a forward drop of at least 0.1 V less than most
other Schottky rectifiers available today. The diodes can handle very large
currents, 75 A continuous, and are normally available in a DO-5 package.
This package is unsuitable fora high power density converter, however, as are
most commercially available packages. Note that the connection inductance
on the secondary side appears in series with the leakage inductance, and,
referenced to the primary side, is multiplied by the turns ratio squared.
Instead of using a packaged die, four unpackaged die were soldered directly
onto the substrate. The secondary leads (tabs) of the transformers were then
soldered directly on top of the diodes, as shown in Fig. 5.15, resulting in a. very
low inductance/resistance connection. In order to provide for the different
temperature coefficients of expansion between silicon and alumina, and to
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output
rectifier
ground plane
output
rectifier
dotted plane connects to
output inductor
Figure 5.15: View of secondary side showing low inductance connection and
use of unpackage diodes.
make the device easier to handle, square molybdenum tabs were attached to
the two diode surfaces.
The diodes were the only unpackaged parts used in the final converter
design. During the testing phase, however, the diodes never failed nor de-
graded measurably in performance. Some of the diodes were reused, taken
from burned out circuits and put into new ones. Whether or not unpack-
aged diodes can be used in commercial power converters in this way can only
be answered after further testing of the effects of time and environment on
the reliability and device characteristics has been accomplished. In order to
help protect the die, a plastic might be applied to cover the rectifier after
mounting. A packaged rectifier would be used if it was available in a. surface
mountable, high current «0.5 mn package resistance) package vvhich had
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the same low profile as the die to enable a low inductance connection.
5.5 Assembly
After the substrates were firedll, solder paste was silk-screened onto them.
The parts were placed on the substrate manually using tweezers. The sol-
der paste was tacky and helped keep the parts from moving. After all the
components were in place, the substrate was placed on a hot plate heated to
about 115°0 and reflowed using a hot air gun. For the larger parts, such as
the surface mount TO-220s, both a soldering iron and the hot air gun was
used to get more heat near the solder joint. All joints were visually inspected
for complete reflow and to guarantee no solder bridges had formed.
A finished power converter is shown in Fig. 5.16.
11As described in [2]
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Figure 5.16: Completed power converter
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Chapter 6
Experimental Results
This chapter describes the testing and performance of the two stage con-
verter.
The converter was tested in two steps. First, the push-pull stage was
turned on alone, unloaded, and its operation was checked. Next, both stages,
including feedback, were turned on with a small, 25 W, load. Then, the
load was increased in 25 W increments and the converter's performance was
evaluated. During the testing stage, the converter often' became destroyed
and a new one was built. By understanding the reasons for the failures, errors
in the control circuitry were eliminated and further progress was made until
the circuit operated.
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6.1 Push-Pull Stage
6.1.1 Testing
The push-pull stage's control circuitry was tested before power was applied
to the intermediate bus node. The ability to vary the duty cycle was checked
by applying a voltage to pin 4 of U4. By changing the test voltage, the
full range of duty-cycle, and its compliment, was observed. The dead time
was made to be 100 ns by adding capacitance across resistors R41 and R42.
Finally, some current (0.1 A) was injected across R2 and R3 (current sense
resistor) to see if the integrator acted properly.
A voltage source was then applied across Cbu", , with a current limiting
resistor of about 10n in series, and power was applied to the control circuit.
The current limiting resistor protected the circuit in case the control did not
work properly. The waveforms and power consumption were then recorded.
The circuit, as shown in the schematic diagram (Fig. 3.7), has a number
of flaws which led to a few destroyed circuits. The 5 V reference, which is
used to regulate the CMOS supply voltage, does not appear until the supply
voltage surpasses the under-voltage lockout (:: 8 V) of the 3825. However,
the DS0026 is an inverter, and its outputs remains high as its supply voltage
rises because its inputs, which are the C1\10S gates, are held low until the
supply voltage reaches 8 V. Therefore, the push-pull 1:'IOSFETs a.re turned
on before the control is operating, and this destroys the NIOSFETsl. This
1Also, the current sense resistors were destroyed so that the entire circuit had to be
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problem was fixed by powering the CMOS with a separate voltage source
that had a 1kfl resistor in series with it. Then the voltage was applied to the
bus, and, finally, the control power supply was turned on. In order to fix this
problem, the next design iteration should either replace the DS0026 with a
non-inverting driver chip or should make the power supply of the DS0026
remain off until the CMOS gates are operational.
Another problem, which surfaced when the entire circuit was operating,
also cause destruction of the push-pull circuit. ITthe saw-tooth waveform for
some reason disappeared, the duty-cycle control and the current limiting pro-
tection circuitry would fail, and Q4 would be left on until it was destroyed.
In order to prevent this from possibly happening, the saw-tooth waveform
created by the 3825 was replaced with one from an external function gener-
ator. The mysterious destructions ceased, but, because the integrity of the
3825's saw-tooth waveform was never confirmed, it is not known if this was
the cause of the problem.
6.1.2 Waveforms
The drain-source voltage~ shown in Fig. 6.1 and Fig. 6.2 detail the close
coupling of the two primary side windings. The waveforms have the same
slope, begin at the same point in time, arid have little over-shoot. Also notice
that the slight ringing that occurs at the start of the transition ha.s died au t
within 70 ns because of the larger losses, resistive and in the ferrite, at the
rebuilt on a new substrate.
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Figure 6.1: Drain-source voltages of two isolation stage MOSFETs with no
load.
higher frequency.
The turn-off and turn-on transitions, detailed in Fig. 6.3 and Fig. 6.4,
show the lossless switching.
Figure 6.5 shows the effectiveness of the flux balancing circuit. The Cbu"
voltage is in phase with the drain-source 'voltage of both MOSFETs. When
one switch is first turned on, the magnetizing current abruptly changes direc-
tion and charges the bus capacitor. At midpoint in the cycle, the magnetizing
current reaches zero amps and then changes direction and begins to flow from
the drain to the source of the MOSFET.
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Figure 6.2: Drain-source voltages of two isolation stage MOSFETs with
125 W load.-
Figure 6.3: Turn-off transition of isolation stage, D-S vs. G-S
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Figure 6.4: Turn-on transition of isolation stage, D-S vs. G-S
Figure 6.5: vVaveforms showning flux- balancing, D-S vs. Cbu.!
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6.2 Boost Converter
6.2.1 Testing
The boost converter was tested after the push-pull circuit was made op-
erational. The only test performed was to make certain the over-voltage
protection worked properly. With more than 80 Von Cbu6' the 3825 IC shut
down it gate driver circuitry. The feedback circuitry was then connected to
the output along with a 25 W load, a 1 n power resistor. After success-
ful operation at 25 W, the load was increased in 25 W increments up until
250 W.
This part of the circuit worked as anticipated. However, the output rip-
ple was too large, 100 mV, which would be made to meet specification by
increasing either the output inductor, capacitor or both.
6.2.2 Waveforms
Figure 6.7 and Fig. 6.8 show the output voltage during a 15 A transient.
The output has a 10 mV/ A change which dies out in about 10 /mus and
a long tail due to load regulation which dies out with the time constant of
the integrator, about 100 /mus. Figure 6.9 shows the bus capacitor voltage
during the transients.
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Figure 6.6: The Output llipple at 50 W. The magnitude of the ripple was
fairly constant over entire power range.
Figure 6.7: Vout during transition from 10 A to 25 A.
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Figure 6.8: Vout during transition from 25 A to 10 A.
--------+ - ------_..- --
Figure 6.9: Cbu.tduring 25 A to 10 A transient showing effect of load regula-
tion.
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6.3 Efficiency
The efficiency of the circuit is shown in the following table. At low power
levels, the losses in the push-pull stage from the large magnetizing current
dominate and lower the efficiency. Perhaps one or two efficiency points can
be gained by lowering the copper losses on the secondary side, using a better
transformer design, and allowing the output rectifiers to become hotter.
Output power
25 W
50
75
100
125
150
225
Efficiency
72%
76.5
79
80.6
81
81.3
82
6.4 Load Regulation
The bus voltage as a function of output power is shown in the following table.
The load regulation causes the long tail shown in the transient response
photographs.
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Power Vbu"
25 W 67.4 V
50 69
75 69.6
100 70.2
125 70.7
150 71.1
225 72.3
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Chapter 7
Conclusions
This thesis described the design and development of a 250 W point-of-Ioad
converter with square wave switching. The converter used a two stage design
and had a switching frequency of 500 kHz. It achieved a power density of
80 W /in3 and an efficiency of 82% at full power. This work evolved from the
power circuit designed by [1] and [2] and their concept of two stage power
processIng.
In this thesis, the control behavior of a discontinuous current boost con-
verter was calculated and a flux balancing circuit for a push-pull converter
with 100% duty-cycle operation was described. The tradeoffs and benefits
of using a two stage design were discussed. Finally, some of the critical lay-
out issues involved in the fabrication of a high power density converter were
described.
The zero-voltage switching of the isolation stage was shown to work.
The improved transient response due to having the high voltage capacitor
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effectively in parallel with the ouput capacitor was also shown to work. The
converter functioned as expected, except for some minor flaws in the control
logic which did not hamper the operation of the circuit and could be fixed
in another design iteration.
This thesis has shown that, uSIng commercially available components,
power supplies with power densities close to 100 W/in3 and efficiencies ap-
proaching 85% can be built today.
106
Appendix A
Data sheets
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POWER SCHOTTKY RECTIFIERS
150 Amp Pk, Up to 25V
FEATURES -
• Extremely low Forward Voltage (O.425V 'f,
at 60A, 125°C)
• High Efficiency for Low Voltage Supplies
(3V types) p'
• Low Recovered Charge
• Rugged Package Design (00.5)
• Low Thermal Resistance (0.7°C/W) )
• High Surge .current (lQOOA)
• Low Reverse Current (150mA at Rated
VRat 125°C). '.
USD7520
USD7525
DESCRIPTION
This series of Schottky barrier power
rectifiers is specifically designed to be
used as output rectifiers and catch diodes
for 3V power supplies. The Unitrode high
conductivity design, using a heavy copper
top post and 4 point crimp, ensures cool
thermal operation and low dynamic
impedance. Rugged design absorbs stress
that can damage glass-to.metal seal
during installation and use.
ABSOLUTE MAXIMUM RATINGS USD7520 USD7S25
Working Peak Reverse Voltage, VRWM•••••••••••••••••••••• 20V ••••••••••••.•••••• 25V
DC Blocking Voltage, VR••••••••••••••••••••••••••••••••••• 20V ••••••••••••••••••• 25V
Peak Repetitive Surge Voltage; VRSM@ IRM••••••••••••••••• 24V ••••••••••••••••••• 30V
Peak Repetitive Forward Current
(Rated VR,Square Wave, 20kHz,
50% Duty Cycle), IFRM(Tc :: 130°C) .•••••••••.• ; .••••••••••.•••• 150A •••••••••••
Average Rectified Forward Current, IFIAV)(Tc :: 130°C) •••••••••••••••• 75A ••.•••••••••
Non.Repetitive Peak Surge Current (8.3mS), IFSM••••••••••••••••••• .IOOOA•••••••••••
Peak Reverse Transient Cu'iTent, IRM ;-•••••••••••••••••••••••••••••••• 2A ..•..••.•••••
Storage Temperature Range, TSlg -55°C to +200°C .-
Operating Junction Temperature, Tj •••••••••••••••••••••••••...•••• +175°C ••••••••••
Thermal Resistance Junction.to.Case, R8JC•••••••••••••••••••••••. : 0.7°C/W •.•••••••
ELECTRICALCHARACTERISTICS(TCASE:: 25°C unless noted.)
I CHARACTERISTICS. I . SYMBOL LIMIT I UNITS I CONDITIONS
.' . I 20V 25V I :
Maximum Instantaneous VR:: VRWM
Reverse Current iR 20 20 mA (Te:: 125°C)
(100) (150) Pulse Width:: 300pS
Duty Cycle:: 1 percent
Maximum Instananeous 0.425 V iF:: 60A, Te :: 125°C
Forward Voltage VF 0.450 V iF:: 75A, Tc:: 125°C
0.550 V iF:: 150A, Te:: 125°C
Maximum Capacitance Ct 5000 -. pF VR:: 5.0V
Maximum Voltage dvldt 1000 ( VipS VR:: ratedRate of Change
MECHANICAL SPECIFICATIONS
USD7520 00.5
USD7525
"'.. m ..
A .225 •. 005 ~.72. 013
B 060 M'N. 152 ."N
C 156 •. 020 3.96.0.~1
0 .\56 M.N. fLAt 1.96 "'N. flAt
[ .661 O'A. "AX 16.90 D.A. "AX .
f .D90"AX. 2.29 "AX .
G .611 •. 010 1120.025
" .315 MAX. 953 "AX .J .• 00 M'N. DIA. 3.56 "'N DIA .. 1.000 MAX . 25.00 MAX.
l .050 MAX. II.OMAX .
M .08 •. 015 11.13 • 0.38,. Ole ..... \98 .....
Notes:
1. Cathode is stud.
2. All metal surfaces tin plated.
3. Maximum un lubricated stud torque: 30 inch pounds (35 kg. em).
4. Angular orientation of terminal is undefined.
9/86 4.167
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LINEAR INTEGRATED CIRCUITS
Isolated Feedback Generator
UC1901UC2901
UC3901
FEATURES
• An amplitude-modulation system for
transformer coupling an isolated
feedback error signal
• Low-cost alternative to optical couplers
• Internal 1% reference and error
amplifier
• Internal carrier oscillator usable to
5MHz
• Modulator synchronizable to an external
clock
• Loop status monitor
DESCRIPTION
The UC1901 family is designed to solve many of the problems associated with closing a
feedback control loop across a voltage isolation boundary. As a stable and reliable
alternative to an oPtical coupler, these devices feature an amplitude modulation system
which allows a loop error signal to be coupled with a small RF transformer or capacitor •
The programmable, high.frequency oscillator within the UCl90l series permits the use
of smaller, less expensive transformers which can readily be built to meet the isolation
requirements of today's line-operated power systems. As an alterna'tive to RF operation,
the external clock input to these devices allows. synchronization to a system clock or to
the switching frequency of a SMPS •
An additional feature is a status monitoring circuit which provides an active. low output
when the sensed error ~oltage is within :1:10%of the reference.
Since these devices can also be used as a DC driver for optical couplers, the benefits of
4.5 to 40V supply operation, a 1% accurate reference,. and a high gain general purpose
amplifier offer advantages even though an AC system may not be desired.
CONNECTION DIAGRAMABSOLUTE MAXIMUM RATINGS (Note 1)
Input Supply Voltage. V1N •••••••••••••••••••••••••••••••••••••••••••••••••••••• 40V
Reference Output Current •••...•.•••••••..••.•........•.•.•........••....... -lOmA
Driver Output Currents -35mA
Status Indicator Voltage .•••.••....•.......•.....•...........•........•.•...•.. 40V
Status Indicator Current ...•.•.......•.................••........•.•.•....••• 20mA r
Ext. Clock Input .•••••.••••.•••..••.......•..•...•......•...••....•••.•...••.•• 40V i
Error Amplifier Inputs .••••.•..•••.••••.........•...•.•...........••• -O.5V to +35V
Power Dissipation at T" = 25°C
Derate at 10mWrC above T" = 50°C 1000mW
Power Dissipation at Tc = 25°C
Derate at 16mWrC above T" = 25°C 2000mW
Thermal Resistance. Junction to Ambient 100°C/W
Thermal Resistance. Junction to Case 60°C/W
Operating Junction Temperature -55°C to + 150°C
Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C
Note 1: Voltages are referenced to ground. Pin 7.
Currents are positive into. negative out of the specified terminal.
DIL.14 (TOP VIEW)
J or N PACKAGE
EXT. CLOCK 2
DRIVERB 4
DRIVERA 5
GROUND 7
13 61\%~
12 COMPENSATION
UC1901 SIMPLIFIED SCHEMATIC
DRIVERB 4
.J
EXT
CLOCK
2/86 Rev. A
4K 4K
v,"
3.122
110
500
v...
N.INV INPUT
INV INPUT
ERROR.AMP.
COMPENSATION
1.5 VOLT REfERENCE
7 GROUND
[1D UNITRCCE
UCl901
UC2901
UC3901
ELECTRICAL CHARACTERISTICS (Unless otherwise stated, these specifications apply for TA = -55°C to + 125°C for the UC1901;
-25°C to +85°C for the UC2901; and O°C to +70°C for the UC3901; VIN = lOV, Rr = 10ka,
CT = 820pF)
PARAMETER TEST CONDITIONS
UC190l/UC2901 UC3901 UNITS
MIN. TYP. MAX. MIN. TYP. MAX.
Reference Section
Output Voltage
TI = 25°C 1.485 1.5 1.515 1.47 1.5 1.53 V
TMIN ~TI ~TMAx 1.470 1.5 1.530 1.455 1.5 1.545
Une Regulation VIN = 4.5 to 35V 2 10 2 15 mV
Load Regulation louT = a to 5mA 4 10 4 15 mV
Short Circuit Current TI = 25°C -35 -55 -35 -55 mA
Error Amplifier Section (To Compensation Terminal)
Input Offset Voltage VCM = 1.5V 1 4 1 8 mV
Input Bias Current VCM = 1.5V -1 -3 -1 -6 IlA
Input Offset Current VCM = 1.5V 0.1 1 0.1 2 pA
Small Signal Open Loop Gain 40 60 40 60 dB
CMRR VCM = 0.5 to 7.5V 60 80 60 80 dB
PSRR VIN = 5 to 25V 80 100 80 100 dB
Output Swing, 6. Vo 0.4 0.7 0.4 0.7 V
Maximum Sink Current 90 150 90 150 pA
Maximum Source Current -2 -3 -2 -3 mA
Gain Band Width Product 1 1 MHz
Slew Rate 0.3 0.3 Vips
Modulator/Drivers Section (From Compensation Terminal)
Voltage Gain 11 12 13 10 12 14 dB
Output Swing :1:1.6 :l:2.8 :l:1.6 :l:2.8 V
Driver Sink Current 500 700 500 700 pA
Driver Source Current -15 -35 -15 -35 mA
Gain Band Width Product 25 25 MHz
Oscillator Section
Initial Accuracy TI = 25°C 140 150 160 130 150 170 kHz
TMIN ~ TI ~ TMAx 130 170 120 180 kHz
Line Sensitivity VIN = 5 to 35V .15 .35 .15 .60 %/V
Maximum Frequency RT = 10K, Cr = 10pF 5 5 MHz
Ext. Clock Low Threshold Pin 1 (CT) = V'N 0.5 0.5 V
Ext. Clock High Threshold Pin 1 (CT) = VIN 1.6 1.6 V
Status Indicator Section
Input Voltage Window @E/A Inputs, VCM = 1.5V :tI35 :1:150 t165 :tI30 :l:150 :tI70 mV
Saturation Voltage E/A 6. Input = OV, ISINK = 1.6mA 0.45 0.45 V
Max. Output Current Pin 13 = 3V, E/A 6. Input = O.OV' 8 15 8 15 mA
Leakage Current Pin 13 = 40V, E/ A 6. Input = O.2V .05 1 .05 I 5 IlA
Supply Current VIN = 35V 5 8 5 10 mA
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High Speed PWM Controller
UC1825
UC2825
UC3825
FEATURES
• Compatible with Voltage or Current.
Mode Topologies
• Practical Operation @ Switching
Frequencies to l.OMHz
• SOns Propagation Delay to Output
• High Current Dual Totem Pole Outputs
(l.5A peak)
• Wide Bandwidth Error Amplifier
• Fully Latched Logic with Double Pulse
Suppression
• Pulse.by.Pulse Current limiting
• Soft Start/Max. Duty Cycle Control
• Under-Voltage Lockout with Hysteresis
• Low Start Up Current (1.ImA)
• Trimmed Bandgap Reference
(5.1V +/- 1%)
BLOCK DIAGRAM
;,-
-; ElAOUT
ERRORl NI 2
AMP' (NY
SOFT
START
GNO@
DESCRIPTION
The UC1825 family of PWM control ICs is optimized for high frequency switched mode
power supply applications. Particular care was given to minimizing propagation delays
through the comparators and logic circuitry while maximizing bandwidth and slew rate
of the error amplifier. This controller is designed for use in either current.mode or
voltage mode systems with the capability for input voltage feed.forward •
Protection circuitry includes a current limit comparator with a IV threshold. a TTL
compatible shutdown port. and a soft start pin which will double as a maximum duty
cycle clamp. The logic is fully latched to provide jitter free operation and prohibit
multiple pulses at an output. An under.voltage lockout section with 800mV of hysteresis
assures low start up current During under-voltage lockout. the outputs are high
impedance .
These devices feature totem pole outputs designed to source and sink high peak
currents from capacitive loads. such as the gate of a power MOSFET. The on state is
defined as a high level.
3/87 3-74
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ABSOLUTE MAXIMUM RATINGS
Supply Voltage (Pins IS, 13) •.•• " ..••...••...•...•...•.......•................•. 30V
Output Current, Source or Sink (Pins II, 14)
DC ••••••••••••••.•••••••••••.•••.••••••..•••..•...•..••..•..•.....•......•• 0.5A
Pulse (0.5ps) ••••••••••••••••••••••••••••.•••••••.•.•...•.....•..•.......•.. 2.0A
Analog Inputs
(Pins I, 2. 7) ••••••••••••••••••••••••••••••••.••••••......•••••••.••..• -0.3V to 7V
(Pin 9, 8) •••••••.•••••••.••••..••••••..••.••..••..........••..•..•...• -0.3V to 6V
Clock Output Current (Pin 4) -5mA
Error Amplifier Output Current (Pin 3) ••...•••••••...•.••••.•.•......•••.••••.•.• SmA
Soft Start Sink Current (Pin 8) •••••••••• ; .•••••••••.•••••••••••••••••••••••.••• 20mA
Oscillator Charging Current (Pin 5) •••••••••••••••••••••.•••••••••••••••••••••.• -SmA
Power Dissipation at TA = GO°C ••••••••••••.••••.••••.••••••••••••••••••••••.••••• 1W
Derate llmWrC for TA > 60°C
Storage Temperature Range •••••••••••••••••••••••••••••••••••••••• -65°C to + 150°C
Lead Temperature (Soldering, 10 seconds) •••••••••••••••••.•••••••••••••••••••• 300°C
NOlE: All voltages are with respect to ground, Pin 10.
Currents are positive into the specified terminal.
UC1825
UC2825
UC3825
CONNECTION DIAGRAM
DIL-16 (TOP VIEW)
J or N PACKAGE
ELECTRICAL CHARACTERISTICS (Unless otherwise noted, these specifications apply for RT = 3.65K, CT = 1nF. Vcc = 15V,
0< TA < 70°C for the UC3825, -25°C < TA < 85°C for the UC282S, and -55°C < TA < 125°C for
the UC1825.)
UC1825 UC3825
PARAMETERS TEST CONDITIONS
UC2825
MIN. TYP. MAX. MIN. TYP. MAX. UNITS
Reference Section
Output Voltage TI = 25°C. 10 = 1mA 5.05 5.10 5.15 5.00 5.10 5.20 V
Line Regulation 10 < Vcc < 30V 2 20 2 20 mV
Load Regulation 1 < 10 < 10mA 5 20 5 20 mV
Temperature Stability. TMIN < TA < TMAx 0.2 0.4 0.2 0.4 mVrC
Total Output Variation. Line, Load, Temp. 5.00 5.20 4.95 5.25 V
Output Noise Voltage 10Hz < f < 10KHz 50 50 IN
Long Term Stability. Ti = 125°C, 1000 hrs. 5 25 5 25 mV
Short Circuit Current VREF= OV -15 -50 -100 -15 -50 -100 mA
Oscillator Section
Initial Accuracy. T, = 25°C 360 400 440 360 400 440 KHz
Voltage Stability. 10 < Vcc <'30V 0.2 2 0.2 2 %
Temperature Stability. TMIN < TA < TMAx 5 5 %
Total Variation. Line. Temp. 340 460 340 460 KHz
Clock Out High 3.9 4.5 3.9 4.5 V
Clock Out Low 2.3 2.9 2.3 2.9 V
Ramp Peak. 2.6 2.8 3.0 2.6 2.8 3.0 V
Ramp Valley. 0.7 1.0 1.25 0.7 1.0 1.25 V
Ramp Valley to Peak. 1.6 1.8 2.0 1.6 1.8 2.0 V
• This parameter not 100% tested in production but guaranteed by design .
(
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UC1825
UC2825
UC3825
ELECTRICAL CHARACTERISTICS (Unless otherwise noted. these specifications apply for Rr = 3.65K. Cr = InF. Vcc = 15V.
o < TA < 70°C for the UC3825. -25°C < TA < 85°C for the UC2825. and -55°C < TA < 125°C for
the UCI825.) .
UC1825 UC3825
PARAMETERS TEST CONDITIONS
UC2825 UNITS
MIN. TYP. MAX. MIN. TYP. MAX.
Error Amplifier Section
Input Offset Voltage 10 15 mV
Input Bias Current 0.6 3 0.6 3 IJA
Input Offset Current. 0.1 1 0.1 1 IJA
Open Loop Gain 1 <Vo<4V 60 95 60 95 dB
CMRR 1.5 < VCM < 5.5V 75 95 75 95 dB
PSRR 10 < Vcc < 30V 85 110 85 110 dB
Output Sink Current VPIN 3 = IV 1 2.5 1 2.5 mA
Output Source Current VPlN 3 = 4V -0.5 -1.3 -0.5 -1.3 mA
Output High Voltage IplN 3 = -0.5mA 4.0 4.7 5.0 4.0 4.7 5.0 V
Output Low Voltage IplN 3 = 1mA 0 0.5 1.0 0 0.5 1.0 V
Unity Gain Bandwidth. 3 5.5 3 5.5
MHz
Slew Rate. 6 12 6 12 V/IJS
PWM Comparator Section
Pin 7 Bias Current VPIN 7 = OV -1 -5 -1 -5 IJA
Duty Cycle Range 0 80 0 85 %
Pin 3 Zero D.C. Threshold VPIN 7 = OV 1.1 1.25 1.1 1.25 V
Delay to Output. 50 80 50 80 ns
Soft.Start Section
Charge Current VPIN 8 = 0.5V I .3 9 20 3 9 20 IJA
Discharge Current VPIN 8 = IV 1 1 mA
Current Limit/Shutdown Section
Pin 9 Bias Current O<VPIN 9< 4V :tIS :dO IJA
Current Limit Threshold 0.9 1.0 1.1 0.9 1.0 1.1 V
Shutdown Threshold 1.25 1.40 1.55 1.25 1.40 1.55 V
Delay to Output. 50 80 50 80 ns
Output Section
. lOUT = 20mA 0.25 0.40 I I 0.25 0.40
Output Low Level lOUT = 200mA 1.2 2.2 1.2 2.2
V
lOUT = -20mA 13.0 13.5 13.0 13.5
Output High Level lOUT = -200mA 12.0 13.0 12.0 13.0
V
Collector Leakage Vc = 30V 100 500 100 500 IJA
Rise/Fall Time. CL = 1nF 30 60 30 60 ns
Under.Voltage Lockout Section
Start Threshold 8.8 9.2 9.6 8.8 9.2 9.6 V
UVLO Hysteresis 0.4 0.8 1.2 0.4 0.8 1.2 V
Supply Current
Start Up Current Vcc = 8V 1.1 2.5 1.1 2.5 mA
Icc
VPIN 1. VPIN 7. VPIN 9 = OV 22 33 22 33 mA
VPIN 2= IV
• This parameter not 100% tested in production but guaranteed by design.
UNITRODE INTEGRATED CIRCUITS7 CONTINENTAL BLVD .• MERRIMACK. NH 03054
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